Multi-value semiconductor memory device and method capable...

Details Multi-value semiconductor memory device and method capable... Multi-value semiconductor memory device and method capable...

2007-03-20

2007-03-20

Tran, Andrew Q. (Department: 2824)

Static information storage and retrieval

Floating gate

Particular connection

C365S185030, C365S185170, C365S185120, C365S185110

Reexamination Certificate

active

11167301

ABSTRACT:
A semiconductor memory device includes: a memory cell array, in which electrically rewritable and non-volatile memory cells are arranged to store multi-value data; a sense amplifier circuit configured to read data of and write data in the memory cell array; and a controller configured to control data read and write of the memory cell array, wherein the controller has such a function as, when an upper page data write sequence ends in failure, the upper page data being one to be written into an area of the memory cell array where lower page data has already been written, to cache the lower page data read out of the memory cell array and held in the sense amplifier circuit.

REFERENCES:
patent: 6496412 (2002-12-01), Shibata et al.
patent: 6525966 (2003-02-01), Hollmer et al.
patent: 6829167 (2004-12-01), Tu et al.
patent: 6996014 (2006-02-01), Lee et al.
patent: 2001-93288 (2001-04-01), None

Affiliated with

Also associated with

Rating

Multi-value semiconductor memory device and method capable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-value semiconductor memory device and method capable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-value semiconductor memory device and method capable... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3750338