Static information storage and retrieval – Floating gate – Particular biasing
Patent
1994-09-21
1996-10-29
Nelms, David C.
Static information storage and retrieval
Floating gate
Particular biasing
36518503, 36518512, 36518517, 36518518, 36518521, G11C 1604
Patent
active
055703151
ABSTRACT:
An EEPROM having a memory cell array in which electrically programmable memory cells are arranged in a matrix and each of the memory cells has three storage states, includes a plurality of data circuits for temporarily storing data for controlling write operation states of the plurality of memory cells, a write circuit for performing a write operation in accordance with the contents of the data circuits respectively corresponding to the memory cells, a write verify circuit for confirming states of the memory cells set upon the write operation, and a data updating circuit for updating the contents of the data circuits such that a rewrite operation is performed to only a memory cell, in which data is not sufficiently written, on the basis of the contents of the data circuits and the states of the memory cells set upon the write operation. A write operation, a write verify operation, and a data circuit content updating operation based on the contents of the data circuits are repeatedly performed until the memory cells are set in predetermined written states.
REFERENCES:
patent: 5218569 (1993-06-01), Banks
patent: 5394362 (1995-02-01), Banks
Hemink Gertjan
Tanaka Tomoharu
Kabushiki Kaisha Toshiba
Nelms David C.
Tran Andrew Q.
LandOfFree
Multi-state EEPROM having write-verify control circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-state EEPROM having write-verify control circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-state EEPROM having write-verify control circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1790496