Multi-stage multiplexer

Details Multi-stage multiplexer Multi-stage multiplexer

2006-01-03

2006-01-03

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Gating

Converging with plural inputs and single output

C327S410000, C327S099000

Reexamination Certificate

active

06982589

ABSTRACT:
A multiplexer includes a first stage that has tri-state buffers each of which has split outputs and a final stage that has a tri-state buffer with an output. The multiplexer includes circuitry configured to enable or disable a signal at an input of a selected one of the first-stage buffers to propagate to the output of the final-stage buffer.

REFERENCES:
patent: 4593390 (1986-06-01), Hildebrand et al.
patent: 4709173 (1987-11-01), Nishimichi et al.
patent: 5045714 (1991-09-01), Park et al.
patent: 5189668 (1993-02-01), Takatori et al.
patent: 5396127 (1995-03-01), Chan et al.
patent: 5543731 (1996-08-01), Sigal et al.
patent: 5572535 (1996-11-01), Pixley et al.
patent: 5598110 (1997-01-01), Chang
patent: 5805477 (1998-09-01), Perner
patent: 5898319 (1999-04-01), New
patent: 6078191 (2000-06-01), Chan et al.
patent: 6194950 (2001-02-01), Kibar et al.
patent: 6323715 (2001-11-01), Vatinel
patent: 6425068 (2002-07-01), Vorbach et al.
N. Weste et al., “Principles of CMOS VLSI Design”, pp. 17-18, 1993, USA.
Jan Rabaey, “Digital Integrated Circuits”, pp. 455-456, 1996, USA.
W. Dally et al., “Digital Systems Engineering”, pp. 525-526, 1998, USA.

Affiliated with

Also associated with

Rating

Multi-stage multiplexer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-stage multiplexer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-stage multiplexer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3564558