Multi-stage integrated injection logic circuit with current mirr

Details Multi-stage integrated injection logic circuit with current mirr Multi-stage integrated injection logic circuit with current mirr

1976-08-24

1978-08-22

Miller, Jr., Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307296A, 307299B, 357 92, H03K 1908

Patent

active

041091620

ABSTRACT:
An I.sup.2 L circuit comprising plural stages connected in series across a supply voltage. In order to reduce the turn-off time of a switching transistor in a lower stage actuated by a signal from a higher stage, a current mirror is coupled to the base of the switching transistor.

REFERENCES:
patent: 3916218 (1975-10-01), Berger et al.
patent: 4007385 (1977-02-01), Chapron
Berger et al., "Merged Transistor Logic With Power Driver" IBM Tech. Disclos. Bull., vol 15, No. 5 (10/72), pp. 1626-1627.
K. Hart et al., "Integrated Injection Logic: A New Approach to LSI", IEEE Journ. Solid State Circuits, vol. SC-7 (10/72), pp. 346-351.

Affiliated with

Also associated with

Rating

Multi-stage integrated injection logic circuit with current mirr does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-stage integrated injection logic circuit with current mirr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-stage integrated injection logic circuit with current mirr will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1560757