Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
2008-03-25
2008-03-25
To, Doris H. (Department: 2616)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
Reexamination Certificate
active
07349450
ABSTRACT:
A bit stream demultiplexer that couples a high-speed bit stream media to a communication Application Specific Integrated Circuit (ASIC). The bit stream multiplexer performs its demultiplexing function staged within at least two integrated circuits. The first Integrated Circuit (IC) receives a first bit stream and performs a first demultiplexing function. A second IC performs a second demultiplexing function. The second IC acts as either a slave or a master to the first IC. In a slave mode, the second IC depends upon a transmit data clock from the first IC for latching bit stream data received from the first IC. When the second IC operates in the master mode, the second IC uses the transmit data clock from first IC as a reference input for a PLL to generate a Receive Data Clock. If an LOL or LOS occurs within the first IC, a signal to the second IC indicates these conditions causing the second IC to switch to a local oscillator reference clock to generate the Receive Data Clock.
REFERENCES:
patent: 3497627 (1970-02-01), Blasbalg et al.
patent: 3909541 (1975-09-01), Bobilin
patent: 5067126 (1991-11-01), Moore
patent: 5838680 (1998-11-01), Noiri et al.
patent: 6657953 (2003-12-01), Hiramoto et al.
patent: 6667519 (2003-12-01), Farwell et al.
patent: 6674772 (2004-01-01), Dally et al.
patent: 7039067 (2006-05-01), Feinberg et al.
Ghiasi Ali
Nejad Mohammad
Rao Rajagopal Anantha
Broadcom Corporation
Garlick Bruce E.
Garlick & Harrison & Markison
Rose Kerri M
Smith Kevin L.
LandOfFree
Multi-stage high speed bit stream demultiplexer chip set... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-stage high speed bit stream demultiplexer chip set..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-stage high speed bit stream demultiplexer chip set... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2806539