Amplifiers – With semiconductor amplifying device – Including push-pull amplifier
Reexamination Certificate
2000-11-14
2002-12-17
Shingleton, Michael B (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including push-pull amplifier
C330S264000, C330S265000, C330S267000
Reexamination Certificate
active
06496068
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to the field of electronics and power operational amplifiers and, more specifically, to the variety of power operational amplifiers that are described as high voltage power operational amplifiers.
DESCRIPTION OF RELATED ART
In Prior Art
FIGS. 1 and 2
and also in
FIGS. 3 and 4
, which illustrate the invention, multiple amplifier stages that represent the second stage and the output stage of an operational amplifier are illustrated. Node
2
is a signal from the differential input stage of the operational amplifier. The input stage design is well understood by those skilled in the art and is not required for understanding of the present invention, and is so omitted. The second stage is labeled as such because it is very common in the design of operational amplifiers to have three stages: a differential input stage, a second stage and an output stage. Each of the figures also shows several MOSFET transistors stacked vertically drain-to-source between the positive supply voltage and the negative supply voltage. Although a total of four MOSFETs are shown stacked in each stage, the description herein could equally be applied to stacks of any number. Also, although the figures and explanations apply to MOSFET transistor amplifier designs, the techniques are not limited to this type of technology. Similar circuits could be demonstrated with bipolar transistors, for example.
In Prior Art
FIG. 1
, four resistors, R
1
, R
2
, R
3
, and R
4
are connected in series across the power supply voltages. Although all the resistors need not be equal in value, they will be assumed to be for explanation purposes. For the illustration of circuit operation the positive and negative supply voltages are assumed to be +400V and −400V respectively. However, the supply voltages could be any desired value, as the circuit would still operate in a similar fashion. Also, it is noted that Q
7
in the figures is a type of transistor known as a depletion mode MOSFET and that it is connected as a current source. The exact nature of the current source is not important for circuit operation, but there needs to be a current source at the Q
7
location. Typically a transistor of similar type to the others is used in most designs. R
1
, R
2
, R
3
and R
4
along with capacitors C
1
, C
2
, C
3
and C
4
(to be discussed later) will hereinafter be referred to as “the biasing string”.
Assuming equal resistor values, each resistor will have ¼ of the total supply voltage dropped across it. Since little or no current flows into the gate terminal of a MOSFET transistor +200V will appear on the gate of Q
3
, zero volts at circuit node
6
, and −200V will appear on the gate of Q
5
(all with respect to ground, of course). These biasing voltages force the source terminal of Q
3
to be approximately +200V as well since only a few volts of bias voltage from gate to source is required to operate a MOSFET. Similarly the source of Q
5
is required to be about +200V. It is evident that the bias applied by the four resistors is approximately reflected in the drain-source voltages of Q
1
, Q
3
, Q
5
and Q
7
.
Note that in an operational amplifier some feedback is applied from the output to the differential stage input. If the differential stage input signal is set to zero volts then the output voltage will be at zero volts as well (neglecting offset errors). For simplicity all of the figures do not show the output connected to a feedback network. The terminal labeled “input” is a signal that comes from the previously mentioned differential input stage that would be required to complete an operational amplifier design. In each figure, the schematic should be assumed to be merely a portion of that overall design.
Referring again to Prior Art
FIG. 1
, if the differential input stage (not shown) were to command the output (via the input terminal) to move to +50V then node
6
would have to move to +50V plus whatever gate-source voltage would be required to operate Q
4
. As the output moves, node
6
is pushed to a corresponding voltage. Suppose, for example, the output moves to +350V. Node
6
will follow to approximately the same voltage. R
3
, R
4
divides that voltage and as previously explained Q
5
and Q
7
will now have approximately equal voltages distributed across each from drain to source (175V). Suppose further that the transistors used in this example had a breakdown voltage of only 200V. With this technique a total voltage supply of 400V could be used.
This technique works well in many applications. However, there is an important limitation. So far, the values of resistors R
1
-R
4
have not been considered. In principle, any value could be used. However, the lower the value, the higher the biasing current requirement of the power supplies. This biasing current increases the overall power consumption of the circuit and does not contribute to the output. Higher power supply currents at higher supply voltages are expensive. Consequently, R
1
-R
4
is usually set to a value of 1 meg-ohm, or more.
Therein lies the major limitation of this circuit. As the output moves, charge must move into or out of the gate circuits of Q
3
and Q
5
. If the values of R
1
-R
4
are high, this cannot be done quickly because of the time constants formed by the capacitance seen at the gates of the transistors and the values of the resistors. For example, if a signal at the input terminal quickly drives the gate of Q
1
more negative (Q
1
more on), Q's drain-source voltage will quickly decrease. If the gate voltage on Q
3
cannot quickly follow that voltage change, the voltage that should be equally divided across Q
3
and Q
1
will mostly appear across Q
3
. This unequal distribution of voltage will destroy Q
3
since its breakdown voltage will be exceeded. An unequal distribution of voltage across output transistors Q
2
and Q
4
will also result, with the same damaging effects.
Prior Art
FIG. 2
shows a method to improve the speed of operation of the circuit compared to FIG.
1
. In
FIG. 2
capacitors C
1
, C
2
, C
3
and C
4
are added to the biasing string. The capacitors allow more charge to dynamically move in and out of the gate circuits in less time than would otherwise be possible without them, as discussed above when considering Prior Art FIG.
1
. This method is an improvement but not without problems as well. The same capacitors that improve the circuit also build in a limitation. Using small signal AC analysis of node
6
, capacitors C
1
, C
2
, C
3
and C
4
appear as an equivalent capacitor from node
6
to ground. The equivalent capacitor rolls off the high frequency response of the second stage, thus limiting the bandwidth of the amplifier. That capacitance is charged by the current source Q
7
. Current that charges the equivalent capacitor is not then available to charge other capacitance in the stage. Thus, these capacitors also limit the slew rate of the amplifier since current available to charge these capacitances is what sets the slew rate of the amplifier.
Further, as node
6
moves more negative, the current required by R
1
and R
2
in the divider increases since the voltage drop across them increases. That current comes from current source Q
7
. That leaves less current to charge the equivalent capacitance on node
6
further limiting the slew rate of the amplifier.
Accordingly, conventional operational amplifiers suffer from unbalanced distribution of voltages, for example, due to increased time constants or limited slew rates. Additionally, conventional amplifier circuits provide inefficient power (current) consumption, since these effects are not taken into design considerations Thus, there exists a need to provide an operational amplifier having more efficient power considerations, as well as, increased slew rate and increased speed.
SUMMARY OF THE INVENTION
Accordingly, the present invention provides an improved means to bias a second stage and an output stage where the total supply voltage exceed
Apex Microtechnology Corporation
Hayes & Soloway P.C.
Shingleton Michael B
LandOfFree
Multi-stage amplifier circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-stage amplifier circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-stage amplifier circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2954474