Electricity: electrical systems and devices – Safety and protection of systems and devices – Load shunting by fault responsive means
Reexamination Certificate
2007-06-12
2007-06-12
Jackson, Stephen W. (Department: 2836)
Electricity: electrical systems and devices
Safety and protection of systems and devices
Load shunting by fault responsive means
C361S111000, C361S118000
Reexamination Certificate
active
10954860
ABSTRACT:
A multi-stack power supply clamp circuit for providing electrostatic discharge (ESD) protection to enhance performance of advanced submicron processes is provided. The clamp circuit includes a bias voltage generator with low leakage and high current drive capabilities, and means to lighten current load on the voltage generator through reduced gate leakage. The bias voltage generator has includes a differential amplifier. The multi-stack clamp circuit provides voltage-tolerant ESD protection with optimized leakage, reduced sensitivity to operating conditions, and tolerance of increased gate current in new process technologies.
REFERENCES:
patent: 5907464 (1999-05-01), Maloney et al.
patent: 5956219 (1999-09-01), Maloney
patent: 6563372 (2003-05-01), Fournel
patent: 6867956 (2005-03-01), Clark et al.
patent: 7050282 (2006-05-01), Chuang et al.
patent: 2002/0105510 (2002-08-01), Tsuchiya
patent: 2002/0131221 (2002-09-01), Lien et al.
patent: 2003/0072116 (2003-04-01), Maloney et al.
patent: 2003/0222285 (2003-12-01), Negishi et al.
Written Opinion for PCT/US2005/035421 mailed Feb. 13, 2006.
International Search Report for PCT/US2005/035421 mailed Feb. 13, 2006.
“White Paper ESD Phenomena and the Reliability for Microelectronics” ElectroStatic Discharge Association, 2002.
T.J. Maloney, “Designing Power Supply Clamps for Electrostatic Discharge Protection of Integrated Circuits”, Microelectronics Reliability 38, No. 11, pp. 1691-1703 (Nov. 1998).
T.J. Maloney and W. Kan, “Stacked PMOS Clamps for High Voltage Power Supply Protection”, 1999 EOS/ESD Symposium Proceedings, pp. 70-77.
S.S. Poon and T.J. Maloney, “New Considerations for MOSFET Power Clamps”, 2002 EOS/ESD Symposium Proceedings, pp. 1-5.
M. Bazes, “Two Novel Fully Complementary Self Biased CMOS Differential Amplifiers”, IEEE J. Solid-State Circuits, vol. 26, No. 2, pp. 165-168, Feb. 1991.
S. Thompson, P. Packan, and M. Bohr, “MOS Scaling” Transistor Challenges for the 21st Century, Intel Technology Journal. http://developer.intel.com/technology/itj/q31998.htm (Q3 1998).
Maloney Timothy J.
Poon Steven S.
Jackson Stephen W.
Marshall & Gerstein & Borun LLP
Patel Dharti H.
LandOfFree
Multi-stack power supply clamp circuitry for electrostatic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-stack power supply clamp circuitry for electrostatic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-stack power supply clamp circuitry for electrostatic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3813365