Multi-segmented bus and method of operation

Details Multi-segmented bus and method of operation Multi-segmented bus and method of operation

1993-03-01

1997-11-04

Bowler, Alyssa H.

Excavating

371 223, G06F 1300

Patent

active

056850042

ABSTRACT:
A multi-level hierarchical bus architecture implemented with a multi-chip package and a modular shared-bus provides high bandwidth. All IC components are mounted on standardized multi-chip packages. Each multi-chip package includes bus interface chips for providing communication from the integrated circuits to a board bus. One multi-chip package contains additional bus interface circuitry for providing communication from the board bus to a backplane bus.

REFERENCES:
patent: 4296469 (1981-10-01), Gunter et al.
patent: 4423509 (1983-12-01), Feissel
patent: 4509008 (1985-04-01), Dasgupta et al.
patent: 4562535 (1985-12-01), Vincent et al.
patent: 4604689 (1986-08-01), Burger
patent: 4716526 (1987-12-01), Mori et al.
patent: 4750177 (1988-06-01), Hendrie et al.
patent: 4764926 (1988-08-01), Knight et al.
patent: 4827476 (1989-05-01), Garcia
patent: 4845663 (1989-07-01), Brown et al.
patent: 4897837 (1990-01-01), Ishihara et al.
patent: 4899307 (1990-02-01), Lenoski
patent: 4922409 (1990-05-01), Schoellkopf et al.
patent: 4933838 (1990-06-01), Elrod
patent: 4933845 (1990-06-01), Hayes
patent: 4933846 (1990-06-01), Humphrey et al.
patent: 4959813 (1990-09-01), Todoroki
patent: 4964046 (1990-10-01), Mehrgardt et al.
patent: 4965723 (1990-10-01), Kirk et al.
patent: 4974153 (1990-11-01), Pimm
patent: 5006982 (1991-04-01), Ebersole et al.
patent: 5050066 (1991-09-01), Myers et al.
patent: 5097410 (1992-03-01), Hester et al.
patent: 5119483 (1992-06-01), Madden et al.
patent: 5173864 (1992-12-01), Watanabe et al.
patent: 5193158 (1993-03-01), Kinney et al.
patent: 5361337 (1994-11-01), Okin
patent: 5388230 (1995-02-01), Yamada et al.
patent: 5430735 (1995-07-01), Sauerwald et al.
Rafiquzzaman, "Microprocessors and Microcomputer Development Systems," Copyright 1984, pp. 168-186, 187, 584, 585, 586 & 587.
Principles of Digital Computer Design, Abd-Alla, pp. 150-155 Copyright 1976.
Computer Architecture and Parallel Processing, by Hwang, et al., pp. 264-269.
Borrill, P., "Limits of Backplane Bus Design", 1988 IEEE International Conference on Computer Design: VLSI in Computers & Processess, Oct. 1988.
Beyers, et al., "A 32-Bit VLSI System", Digest of Papers, Spring Compcon 83, Feb. 28-Mar. 3, 1983, New York.
Albert J. Blodgett, Jr., "Microelectronic Packaging" Scientific American Jul., 1983, pp. 86-96.
"Fine-Pitch Pad Grid Arrays are Key to Motorola's Hypermodule", Electronics, Apr. 28, 1988, p. 78.
"Interposer Multichip Socket", a brochure of AMP Inc.
R. Bruce, et al., "High Bandwidth Bus Using Multichip Modules" Oct. 1988.

Affiliated with

Also associated with

Rating

Multi-segmented bus and method of operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-segmented bus and method of operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-segmented bus and method of operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1841909