Multi-regulator power delivery system for ASIC cores

Details Multi-regulator power delivery system for ASIC cores Multi-regulator power delivery system for ASIC cores

2011-01-25

2011-01-25

Fureman, Jared J (Department: 2836)

Electrical transmission or interconnection systems

Plural supply circuits or sources

Selective or optional sources

Reexamination Certificate

active

07875996

ABSTRACT:
An electronic product includes an application specific semiconductor chip (ASIC) device which includes in its circuitry both a linear regulator module configured to be coupled to an optional external capacitance and a capless regulator module configured to be coupled to internal capacitance of the electronic product. Control logic of the ASIC device is responsive to a regulator selection signal for selecting one of the linear regulator module and the capless regulator module for use in powering the ASIC device. The control logic may select the linear regulator module for certain times of operation and the capless regulator module for other times of operation.

REFERENCES:
patent: 6654263 (2003-11-01), Kurotsu
patent: 6654264 (2003-11-01), Rose
patent: 6950896 (2005-09-01), Scordalakes et al.
patent: 7058373 (2006-06-01), Grigore
patent: 2005/0213268 (2005-09-01), Cetin et al.
patent: 2006/0244482 (2006-11-01), Peterson et al.
patent: 2006/0270366 (2006-11-01), Rozenblit et al.
patent: 2007/0018621 (2007-01-01), Mok et al.
patent: 2007/0114981 (2007-05-01), Vasquez et al.
International Search Report for application No. PCT/US2008/083958 issued May 22, 2009 (3 pages).
Written Opinion for application No. PCT/US2008/083958 issued May 22, 2009 (4 pages).
George Patounakis et al. “A fully integrated on-chip DC-DC conversion and power management system” IEEE Journal of Solid-State, vol. 39, No. 3, pp. 443-451, Mar. 2004 (9 pages).
Ka Nang Leung et al. “A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation” IEEE Journal of Solid-State, vol. 38, No. 10, pp. 1691-1702, Oct. 2003 (12 pages).
U.S. Appl. No. 12/005,124 entitled, “Multi-Regulator Power Delivery System for ASIC Cores”, filed Dec. 21, 2007, 26 pages.
Hazucha, P. et al., “Area-Efficient Linear Regulator With Ultra-Fast Load Regulation”,IEEE Journal of Solid-State Circuits,vol. 40, No. 4, pp. 933-940, Apr. 2005.
U.S. Office Action dated Jan. 21, 2010, directed against U.S. Appl. No. 12/005,124, (6 pages).

Affiliated with

Also associated with

Rating

Multi-regulator power delivery system for ASIC cores does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-regulator power delivery system for ASIC cores, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-regulator power delivery system for ASIC cores will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2703251