Multiplex communications – Network configuration determination – In a bus system
Reexamination Certificate
2008-04-08
2008-04-08
Pham, Chi (Department: 2616)
Multiplex communications
Network configuration determination
In a bus system
C370S403000
Reexamination Certificate
active
11389506
ABSTRACT:
A multi-port Serdes transceiver includes multiple parallel ports and serial ports, and includes the flexibility to connect any one of the parallel ports to another parallel port or to a serial port, or both. Furthermore, the multi-port transceiver chip can connect any one of serial ports to another serial port or to one of the parallel ports. The substrate layout of the multi-port Serdes transceiver chip is configured so that the parallel ports and the serial ports are on the outer perimeter of the substrate. A logic core is at the center of the substrate, where the logic core operates the serial and parallel data ports, and the bus that connects the data ports. The bus can be described as a “ring” structure (or donut “structure”) around the logic core, and is configured between the logic core and the data ports. The ring structure of the bus provides efficient communication between the logic core and the various data ports.
REFERENCES:
patent: 4627070 (1986-12-01), Champlin et al.
patent: 4833605 (1989-05-01), Terada et al.
patent: 4833695 (1989-05-01), Greub
patent: 4967201 (1990-10-01), Rich, III
patent: 5726991 (1998-03-01), Chen et al.
patent: 5793990 (1998-08-01), Jirgal et al.
patent: 5933021 (1999-08-01), Mohd
patent: 6081570 (2000-06-01), Ghuman et al.
patent: 6137734 (2000-10-01), Schoner et al.
patent: 6140956 (2000-10-01), Hillman et al.
patent: 6259693 (2001-07-01), Ganmukhi et al.
patent: 6317804 (2001-11-01), Levy et al.
patent: 6438717 (2002-08-01), Butler et al.
patent: 6483849 (2002-11-01), Bray et al.
patent: 7032139 (2006-04-01), Iryami et al.
patent: 7035228 (2006-04-01), Baumer
patent: 2001/0012288 (2001-08-01), Yu
patent: 2001/0015664 (2001-08-01), Taniguchi
patent: 2001/0017595 (2001-08-01), Cliff et al.
patent: 2001/0021953 (2001-09-01), Nakashima
patent: 2002/0054569 (2002-05-01), Morkawa
patent: 2003/0009307 (2003-01-01), Mejia et al.
patent: 2003/0048781 (2003-03-01), Peirson
patent: 2003/0120791 (2003-06-01), Weber et al.
patent: 2003/0172332 (2003-09-01), Rearick et al.
patent: 2004/0083077 (2004-04-01), Baumer et al.
patent: 2004/0088443 (2004-05-01), Tran et al.
patent: 2004/0117698 (2004-06-01), Tran et al.
patent: 2004/0141497 (2004-07-01), Amirichimeh et al.
patent: 2004/0141531 (2004-07-01), Amirichimeh et al.
patent: 2005/0190690 (2005-09-01), Tran
Ed Turner, David Law, Sep. 17-19, 2001, “IEEE P802.3ae MDC/MDIO”, http://www.ieee802.org/3/efm/public/sep01/turner—1—0901.pdf.
International Search Report issued Dec. 14, 2004 for International Application No. PCT/US03/34234, 5 pages.
Alaska Quad-Port Gigabit Ethernet Over Copper Transceivers, from http://www.marvell.com/products/transceivers/quadport/...., 1 page, printed May 8, 2007.
Alaska X10 Gigabit Ethernet Alaska Gigabit Ethernet Fast Ethernet Physical Layer(PHY)Transceiver Families Provide a Full Range of Ethernet Transceiver Solutions for the Broadband Communications Industry, from http://www.nuhorizons.com/FeaturedProducts/Volume3/Marvell/phy—transceiver.asp, 4 pages, Copyright 2007, printed May 8, 2007.
Industry Breakthrough: Marvell Announces the First Quad-Port Transceiver to Support Both Copper and Fiber-Optic Gigabit Ethernet Interfaces,from Business Wire at www.encyclopedia.com/printable/aspx?id=1G1:68912211, 4 pages, Jan. 9, 2001, printed May 8, 2007.
David Maliniak (ed.),Bel's integrated connector modules support Marvell's Alaska quad Gigabit Ethernet transceiver,from http://www.electronicsweb.com/Content
ews/...., 1 page, Dec. 14, 2000, printed May 8, 2007.
Marvell Gets Small,from http://www.lightreading.com/document.asp?doc—id=12004&print=true, 1 page, Feb. 19, 2002, printed May 8, 2007.
Marvell Introduces the Industry's Smallest Quad-Port Gigabit Transceiver Device, Enabling Ultra High Port Density Enterprise Switching Systems,from http://www.marvell.com/press/pressNewsDisplay.do?releaseID-41, 3 pages, Feb. 19, 2002, May 8, 2007.
Q&A: Hiroshi Suzuki on Extending Ethernet Beyond the LAN,from http:/
ewsroom.cisco.com/dlls/innovators/optical/hiroshi—suzuki—ga.html, 3 pages, Copyright 1992-2003, printed Jul. 29, 2003.
IEEE Std. 802.3, Part 3: Carrier Sense Multiple Access with Collision Detection(CSMA/CD)access method and physical layer specifications; Section Two,pp. 9-55, Copyright 2002.
IEEE Std. 802.3, Part 3: Carrier Sense Multiple Access with Collision Detection(CSMA/CD)access method and physical layer specifications, Section Four,pp. 9-152, Copyright 2005.
Cisco Systems, Hiroshi Suzuki: Taking Ethernet Beyond the LAN, http:/
ewsroom.cisco.com//dlls/innovators/optical/hiroshi—suzuki—profile.html.
Cisco Systems, Q&A: Hiroshi Suzuki on Extending Ethernet Beyond the LAN, http:/
ewsroom.cisco.com/dlls/innovators/optical/hiroshi—suzuki—qa.html.
Cisco Systems, Innovators Profiles, http:/
ewsroom.cisco.com/dlls/innovators/inn—profiles.html.
Cisco Systems, Optical, http:/
ewsroom.cisco.com/dlls/innovatros/optical/.
Cisco Systems, Cisco Systems ad Aretae Interactive Launch Internet Powered Property (IP2), http:/
ewroom.cisco.com/dlls/global/asiapac
ews/2000/pr—07-25.html.
“Broadcom Announces the First 0.13-micron CMOS Multi-Rate Gigabit Octal Serializers/Deserializers” [online], Broadcom Press Release, Oct. 29, 2002 [retrieved on Jul. 16, 2003]. Retrieved from the Internet: <URL: http://www.broadcom.com/cgi-bin/pr/prps/cgi?pr—id=PR021029> (5 pages).
BCM8040 8-Channel Multi-rate 1.0-3.2-GBPS Retimer Switch [online], Broadcom Products Site Guide [retrieved on Jul. 16, 2003]. Retrieved from the Internet: <URL: http://www.broadcom.com/products/8040.html> (2 pages).
8-Channel Multi-Rate CMOS Retimer with Full Redundancy [online], BCM8040 Product Brief, Broadcom Corporation (2002) [retrieved on Jul. 16, 2003]. Retrieved from the Internet: <URL:http://www.broadcom.com/products/8040.html> (2 pages).
BCM8020 8-Channel Multi-rate 1.0-3.2-GBPS Transceiver [online], Broadcom Products Site Guide [retrieved on Jul. 16, 2003]. Retrieved from Internet: <URL:http://www.broadcom.com/products/8020.html> (2 pages).
8-Channel Multi-Rate CMOS Transceiver with Full Redundancy [online], BCM8020 Product Brief, Broadcom Corporation (2002) [retrieved on Jul. 16, 2003]. Retrieved from the Internet: <URL:http://www.broadcom.com/products/8020.html> (2 pages).
BCM8021 4-Channel Multi-rate 1.0-3.2-GBPS Transceiver with High-Speed Redundancy [online], Broadcom Products Site Guide [retrieved on Jul. 16, 2003]. Retrieved from the Internet: <URL:http://www.broadcom.com/products/8021.html> (2 pages).
4-Channel Multirate 1.0-3.2-GBPS Transceiver with High-Speed Redundancy [online], BCM8021 Product Brief, Broadcom Corporation (2002) [retrieved on Jul. 16, 2003]. Retrieved from the Internet: <URL: http://www.broadcom.com/products/8021.html> (2 pages).
Broadcom Announces the Industry's First 0.13-micron CMOS Advanced Transciver Solution with Signal Conditioning for Low-Cost 10-Gigabit Over Copper Links [online], Broadcom Press Release, Apr. 29, 2003 [retrieved on Jul. 16, 2003]. Retrieved from the Internet: <URL: http://www.broadcom.com/cgi—bin/pr/prps.cgi?pr—id=PR030429A>(4 pages).
Boakye Alexander O.
Broadcom Corporation
Pham Chi
Sterne Kessler Goldstein & Fox PLLC
LandOfFree
Multi-rate, multi-port, gigabit SERDES transceiver does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-rate, multi-port, gigabit SERDES transceiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-rate, multi-port, gigabit SERDES transceiver will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3941637