Multi-purpose usage of transaction backoff and bus architecture

Details Multi-purpose usage of transaction backoff and bus architecture Multi-purpose usage of transaction backoff and bus architecture

1996-08-05

1998-01-13

Swann, Tod R.

Boots, shoes, and leggings

395288, 395290, 395292, 395307, 395308, 395309, 395859, 395873, 395726, 395728, 3642403, 3642386, 364239, 3642402, G06F 1300

Patent

active

057087946

ABSTRACT:
A digital processor system is disclosed that employs a bus bridge interfacing a primary bus to a secondary bus and which includes a transaction backoff signal line that provides an economical method of providing split transactions between the busses, of preventing deadlock situations between the busses, and of providing strong lock ordering across the busses. A primary bus master is backed-off the bus if it is attempting to access a device resident on the secondary bus and if mastership of the secondary bus cannot be attained by the bus bridge within a certain latency. The bus bridge further implements a method of prefetching read data from a device resident on the secondary bus in response to a primary bus master being backed-off the primary bus during a read operation.

REFERENCES:
patent: 5101479 (1992-03-01), Baker et al.
patent: 5265211 (1993-11-01), Amini et al.
patent: 5367695 (1994-11-01), Narad et al.
patent: 5414820 (1995-05-01), McFarland et al.
patent: 5544346 (1996-08-01), Amini et al.

Affiliated with

Also associated with

Rating

Multi-purpose usage of transaction backoff and bus architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-purpose usage of transaction backoff and bus architecture , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-purpose usage of transaction backoff and bus architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-333495