Multi-purpose non-volatile memory card

Details Multi-purpose non-volatile memory card Multi-purpose non-volatile memory card

2004-07-06

2009-06-30

Nguyen, Tan T. (Department: 2827)

Static information storage and retrieval

Floating gate

Multiple values

C365S168000, C235S451000, C235S492000

Reexamination Certificate

active

07554842

ABSTRACT:
A flash non-volatile memory system that normally operates its memory cells in multiple storage states is provided with the ability to operate some selected or all of its memory cell blocks in two states instead. The two states are selected to be the furthest separated of the multiple states, thereby providing an increased margin during two state operation. This allows faster programming and a longer operational life of the memory cells being operated in two states when it is more desirable to have these advantages than the increased density of data storage that multi-state operation provides. An exemplary embodiment is as a memory card where the user can choice between two state and multi-state operation.

REFERENCES:
patent: 5043940 (1991-08-01), Harari
patent: 5095344 (1992-03-01), Harari
patent: 5172338 (1992-12-01), Mehrotra et al.
patent: 5430859 (1995-07-01), Norman et al.
patent: 5541886 (1996-07-01), Hasbun
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5602987 (1997-02-01), Harari et al.
patent: 5657332 (1997-08-01), Auclair et al.
patent: 5663901 (1997-09-01), Wallace et al.
patent: 5671388 (1997-09-01), Hasbun
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5774397 (1998-06-01), Endoh et al.
patent: 5851881 (1998-12-01), Lin et al.
patent: 5859795 (1999-01-01), Rolandi
patent: 5862074 (1999-01-01), Park
patent: 5867429 (1999-02-01), Chen et al.
patent: 5890192 (1999-03-01), Lee et al.
patent: 5930167 (1999-07-01), Lee et al.
patent: 5982663 (1999-11-01), Park
patent: 6034891 (2000-03-01), Norman
patent: 6046935 (2000-04-01), Takeuchi et al.
patent: 6067248 (2000-05-01), Yoo
patent: 6075723 (2000-06-01), Naiki et al.
patent: 6122193 (2000-09-01), Shibata et al.
patent: 6151248 (2000-11-01), Harari et al.
patent: 6297988 (2001-10-01), Parker et al.
patent: 6345001 (2002-02-01), Mokhlesi
patent: 6353553 (2002-03-01), Tamada et al.
patent: 6363009 (2002-03-01), Fukuzumi
patent: 6426893 (2002-07-01), Conley et al.
patent: 6456528 (2002-09-01), Chen
patent: 6512263 (2003-01-01), Yuan et al.
patent: 6522580 (2003-02-01), Chen et al.
patent: 6717847 (2004-04-01), Chen
patent: 6728133 (2004-04-01), Shimizu
patent: 6925007 (2005-08-01), Harari et al.
patent: 6996005 (2006-02-01), Mori et al.
patent: 7177184 (2007-02-01), Chen
patent: 7209995 (2007-04-01), Pinto et al.
patent: 2001/0027032 (2001-10-01), Inomata et al.
patent: 2003/0028699 (2003-02-01), Holtzman et al.
patent: 2003/0053333 (2003-03-01), Rudelic et al.
patent: 2004/0103234 (2004-05-01), Zer et al.
patent: WO95/34074 (1995-12-01), None
patent: 01/63614 (2001-08-01), None
International Search Report from corresponding PCT case PCT/US02/29177, PCT Searching Authority, Feb. 4, 2003, 4 pages.
Anand, M.B., et al., “NURA: A Feasible Gas-Dielectric Interconnect Process,”1996 Symposium on VLSI Technology Digest of Technical Papers, pp. 82-83.
Zhao, B., et al., “Reliability and Electrical Properties of New Low Dielectric Constant Interlevel Dielectrics for Hiigh Performance ULSI Interconnect,”IEEE, pp. 156-163 (1996).
Choi, J.D., et al., “A Novel Booster Plate Technology in High Density NAND Flash Memories for Voltage Scaling-Down and Zero Program Disturbance,”1996 Symposium on VLSI Technology Digest of Technical Papers, pp. 238-239.
Aritone, S., et al., “A 0.67um2Self-Aligned Shallow Trench Isolation Cell (SA-STI CELL) for 3V-only 256Mbit NAND EEPROMs,”IEDM Technical Digest, pp. 61-64 (1994).
Hemink, G.J., et al., “Fast and Accurate Programming Method for Multi-level NAND EEPROMs,”Digest of 1995 Symposium on VLSI Technology, pp. 129-130.
Chan et al., “A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device,”IEEE Electron Device Letters, vol. EDL-8, No. 3, Mar. 1987, pp. 93-95.
Nozaki et al., “A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application,”IEEE Journal of Solid State Circuits, vol. 26, No. 4, Apr. 1991, pp. 497-501.
Eitan et al., “NROM: A Novel Localized Trapping, 2-Bit Nonvolatile Memory Cells,”IEEE Electron Device Letters, vol. 21, No. 11, Nov. 2000, pp. 543-545.
DiMaria et al., “Electrically-alterable read-only-memory using Si-rich SI02injectors and a floating poly-crystalline silicon layer,”J. Appl. Phys. 52(7), Jul. 1981, pp. 4825-4942.
Hori et al., “A MOSFET with Si-implanted Gate-Si02Insulator for Nonvolatile Memory Applications,”IEDM 92, Apr. 1992, pp. 469-472.
Lee, Jae-Duk et al., “Effects of Parasitic Capacitance on NAND Flash Memory Cell Operation,”IEEE—Non-volatile Semiconductor Memory Workshop, Hyatt Regency Monterey One Golf Course Road—Monterey, CA 93940. Aug. 12-16, 2001. pp. 90-92.
Supplementary European Search Report, Application No. EP 02 79 8963, received Dec. 13, 2004.
European Office Action for EP 02 798 963.1 mailed Feb. 15, 2005.
Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, International Application No. PCT/US2005/023887 for SanDisk Corporation, 10 pages, 2005.
Examiner's Report for corresponding EP application No. 05 769 44.0, 3 pages, Apr. 10, 2007.

Affiliated with

Also associated with

Rating

Multi-purpose non-volatile memory card does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-purpose non-volatile memory card, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-purpose non-volatile memory card will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4094643