Multi-processor system having a multi-port cache memory

Static information storage and retrieval – Magnetic bubbles – Guide structure

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365 49, 36523005, 364DIG1, 36424341, 36424342, G06F 1208, G06F 1300, G11C 700

Patent

active

052476499

ABSTRACT:
A multi-port cache memory of multi-port memory structure is connected to and shared with a plurality of processors. The multi-port cache memory may have two sets of interface signal lines, for instruction fetch and for data read/write, to each processor. The multi-port cache memory may also be used only for data read/write. The system performance is further improved if a plurality of processors and a multi-port cache memory are fabricated on a single LSI chip.

REFERENCES:
patent: 4141067 (1979-02-01), McLagan
patent: 4158235 (1979-06-01), Call et al.
patent: 4426681 (1984-01-01), Bacot et al.
patent: 4577293 (1986-03-01), Matick et al.
patent: 4616310 (1986-10-01), Dill et al.
patent: 4740894 (1988-04-01), Lyon
patent: 4783732 (1988-11-01), Morton
patent: 4783736 (1988-11-01), Ziegler et al.
patent: 4794521 (1988-12-01), Ziegler et al.
patent: 4797814 (1989-01-01), Brenza
patent: 4825356 (1989-04-01), Lenoski
patent: 4891794 (1990-01-01), Hush et al.
patent: 4930066 (1990-05-01), Yokota
patent: 4967398 (1990-10-01), Jamoua et al.
patent: 4975872 (1990-12-01), Zaiki
patent: 5014247 (1991-05-01), Albachten
patent: 5025365 (1991-06-01), Mathur et al.
patent: 5056002 (1991-10-01), Watanabe
"Using Cache Memory to Reduce Processor-Memory Traffic" 10th Annual International Symposium on Computer Architecture vol. 11, No. 3 Jun. 13-17 1983: pp. 124-131 by James R. Goodman.
IBM-TDB Shared Instruction and/or Data Caches in a Multi-Processing System vol. 27, No. 12 May 1985 pp. 6845-6846.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multi-processor system having a multi-port cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-processor system having a multi-port cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor system having a multi-port cache memory will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1057122

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.