Electrical computers and digital processing systems: multicomput – Computer-to-computer data routing – Prioritized data routing
Patent
1998-12-23
2000-07-25
An, Meng-Ai T.
Electrical computers and digital processing systems: multicomput
Computer-to-computer data routing
Prioritized data routing
709236, 709237, 709238, 709239, 709240, 710 29, G06F 15173
Patent
active
060946865
ABSTRACT:
An architecture and coherency protocol for use in a large SMP computer system includes a hierarchical switch structure which allows for a number of multi-processor nodes to be coupled to the switch to operate at an optimum performance. Within each multi-processor node, a simultaneous buffering system is provided that allows all of the processors of the multi-processor node to operate at peak performance. A memory is shared among the nodes, with a portion of the memory resident at each of the multi-processor nodes. Each of the multi-processor nodes includes a number of elements for maintaining memory coherency, including a victim cache, a directory and a transaction tracking table. The victim cache allows for selective updates of victim data destined for memory stored at a remote multi-processing node, thereby improving the overall performance of memory. Memory performance is additionally improved by including, at each memory, a delayed write buffer which is used in conjunction with the directory to identify victims that are to be written into memory. An arb bus coupled to the output of the directory of each node provides a central ordering point for all messages that are transferred through the SMP. The messages comprise a number of transactions, and each transaction is assigned to a number of different virtual channels, depending upon the processing stage of the message. The use of virtual channels thus helps to maintain data coherency by providing a straightforward method for maintaining system order. Using the virtual channels and the directory structure, cache coherency problems that would previously result in deadlock may be avoided.
REFERENCES:
patent: 5583990 (1996-12-01), Birritella
patent: 5617409 (1997-04-01), Ozveren
patent: 5887138 (1999-05-01), Hagersten
Dally, W.J., "Virtual-channel flow control", Computer Architecture, May 1990. Proceedings., 17th annual International Symposium on. pp. 60-68.
Dally, W.J., "Deadlock-free adaptive routing in multicomputer networks using virtual channels", IEEE Transaction on parallel and distributed systems. pp. 466-473, Apr. 1993.
An Meng-Ai T.
Compaq Computer Corporation
Whitmore Stacy
LandOfFree
Multi-processor system for transferring data without incurring d does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-processor system for transferring data without incurring d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor system for transferring data without incurring d will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1343704