Electrical computers and digital processing systems: multicomput – Computer-to-computer data addressing
Patent
1997-04-28
2000-08-08
Maung, Zarni
Electrical computers and digital processing systems: multicomput
Computer-to-computer data addressing
709213, 709216, G06F 1516
Patent
active
061015512
ABSTRACT:
A packet is held in a FIFO memory through a network. The packet includes a header and data. The header includes fields of a packet type, a data length, and a designation for a processor. The packet type field defines whether its packet is either a single-cast packet or a multi-cast packet and a designation method for a destination address. There are several methods for the destination address: first, a method using a message buffer in a memory, secondly, a method using a value of an address register previously set, and thirdly, a method designating as a destination address. The (original) entity of the address register may be reserved in the memory. In this case, different message buffers for every task identifier may also be reserved in the memory.
REFERENCES:
patent: 5437017 (1995-07-01), Moore et al.
patent: 5504872 (1996-04-01), Tanaka
patent: 5790804 (1998-08-01), Osborne
Maung Zarni
NEC Corporation
Winder Patrice
LandOfFree
Multi-processor system for supporting multicasting communication does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-processor system for supporting multicasting communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor system for supporting multicasting communication will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1160199