Multi-processor central control unit of a telephone exchange sys

Details Multi-processor central control unit of a telephone exchange sys Multi-processor central control unit of a telephone exchange sys

1988-06-13

1990-03-27

Brown, Thomas W.

Multiplex communications

Wide area network

Packet switching

371 101, 371 681, 379269, 379279, G06F 1110, H04J 314, H04Q 122, H04Q 342

Patent

active

049126989

ABSTRACT:
A method and apparatus for operating a multiprocessor control computer provides that at least one part of the central processors may be connected through switches to each half of a duplicated central bus system and through switches to each half of duplicated memory banks of a common memory. With the duplication and selectable switching, the multiprocessor control computer may be normally operated while the remainder of the computer may be connected to a special computer for modification of the normal operating program. Data already in one memory bank can also be stored in another memory bank under the same address so that after the special operating time of both memory banks, the memory banks contain the same information at the same addresses. Two specific processors are provided for operating and security functions, while the remainder of the processors carry out exchange functions. One processor controls and is loaded only to a predetermined percentage of its computing capacity while the other always holds open at least that predetermined percent of computing capacity in case it must take over the control function.

REFERENCES:
patent: 3882455 (1975-05-01), Heck et al.
patent: 4245344 (1981-01-01), Richter
patent: 4366535 (1982-12-01), Cedolin et al.
patent: 4371754 (1983-02-01), De et al.
patent: 4466098 (1984-08-01), Southard
"DMS-10 System Organization", L. Rushing et al., Telests (Canada), Aug. 1978, pp. 303-308.
"No. 10A Remote Switching System: Control-Complex Architecture and Circuit Design", R. K. Nichols et al., Bell Sys. Tech. J., vol. 61, No. 4, Apr. 1982, pp. 419-450.
"Common Control Design Using Matched Microprocessors for Failure Detection", J. Holden, GTE Auto. Elec. J., Sep.-Oct. 1982, pp. 118-121.
Niwa et al., "Multiprocessor . . . Switching System", Rev. Elec. Comm. Lab., 1982, vol. 30, No. 5, pp. 792-801.
Ward, M., "An Enhanced Processor for System X", ISS '81, Sep., 1981, pp. 1-7.
Hori et al., "Fault Detection . . . Switching System", IEEE 81, pp. A6.1.1-A6.1.5, NTC '81, New Orleans.
Peterson et al., "Two Chips . . . Repair Itself", Electronics, Apr. 7, 1983, pp. 159-164.
Somoza et al., "Dynamic Processor . . . Switching Systems", Electrical Communication, vol. 55, No. 1, 1980, pp. 37-45.
Botsch, D., "The EWSD System", Telcom Report, 1981, (Special Issue), pp. 7-12.
Aseo, J., "Approaches Differ for Fault-Tolerant Systems", Computer Design, Sep. 1983, pp. 40, 42, 44, 46.
Cohen, K. I., "Multiprocessor . . . Processing", Electronics, Jan. 27, 1983, pp. 94-97.
Hendrie, G., "A Hardware . . . Indulates Programs", Electronics, Jan. 27, 1983, pp. 103-105.
Kraft et al., "Microprogrammed . . . Small Computers", pp. 197-206, Prentice-Hall, Inc., Englewood Cliff, New Jersey (undated).
Puccini et al., "Architecture of GTD-5 Eax Digital Family", IEEE, 1980, pp. 18.2.1-18.2.8, ICC '80, Seattle.

Affiliated with

Also associated with

Rating

Multi-processor central control unit of a telephone exchange sys does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-processor central control unit of a telephone exchange sys, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-processor central control unit of a telephone exchange sys will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1656353