Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2007-03-30
2009-12-29
Nguyen, Tuan T (Department: 2824)
Static information storage and retrieval
Addressing
Sync/clocking
C365S233100, C365S233120
Reexamination Certificate
active
07639561
ABSTRACT:
A multi-port memory device having two or more ports wherein each port may operate at a different speed. The multi-port memory device contains memory banks that may be accessed via the two or more ports. Two clock signals are applied to each port: a system clock and a port clock. The system clock is applied to port logic that interfaces with the memory banks so that the ports all operate at a common speed with respect to the memory banks. The port clock is applied to a clock divider circuit that is associated with each port. The port clock is divided to a desired frequency or kept at its original frequency. Such a configuration allows the ports to operate at different speeds that may be set on a port-by-port basis.
REFERENCES:
patent: 5144314 (1992-09-01), Malmberg et al.
patent: 6002633 (1999-12-01), Oppold et al.
patent: 6118792 (2000-09-01), Beshai
patent: 6167487 (2000-12-01), Camacho et al.
patent: 6263390 (2001-07-01), Alasti et al.
patent: 6396324 (2002-05-01), Hsu et al.
patent: 6795360 (2004-09-01), Duh et al.
patent: 7369453 (2008-05-01), Kim
patent: 7405995 (2008-07-01), Ishimoto et al.
patent: 7433263 (2008-10-01), Kim
patent: 2003/0056061 (2003-03-01), Sherman
patent: 2003/0126424 (2003-07-01), Horanzy et al.
patent: 2008/0074936 (2008-03-01), Kim et al.
patent: 1209563 (2002-05-01), None
First Examination Report as received in related European Patent Application No. EP07759902.5 on Feb. 26, 2009, (9 pages).
First Examination Report as received in related European Patent Application No. EP07759905.8 on Mar. 26, 2009, (6 pages).
International Preliminary Report on Patentability and Written Opinion as received in related PCT Application No. PCT/US2007/065727 on Oct. 9, 2008, (9 pages).
International Preliminary Report on Patentability and Written Opinion as received in related PCT Application No. PCT/US2007/065723 on Oct. 9, 2008, (8 pages).
Cho Myung Rai
Kim Sungjoon
Lee Dong-yun
Blakely & Sokoloff, Taylor & Zafman
Nguyen Hien N
Nguyen Tuan T
Silicon Image Inc.
LandOfFree
Multi-port memory device having variable port speeds does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-port memory device having variable port speeds, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port memory device having variable port speeds will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4145721