Boots – shoes – and leggings
Patent
1992-05-01
1998-12-01
Treat, William M.
Boots, shoes, and leggings
36472606, G06F 1714
Patent
active
058450939
ABSTRACT:
A digital signal processor on an integrated circuit uses a multi-port data flow structure characterized by four ports, referred to as an acquisition port, two data ports, and a coefficient port. All four ports may be bidirectional so that data may be read from and written to the respective ports by the DSP system. This architecture allows a data flow management scheme in which data enters the processor through the acquisition port, or any one of the data ports. As the data is processed, it may ping pong between the data ports, or between a data port and the acquisition port. At the end of a DSP algorithm, the output data may be provided through the acquisition port or a data port as suits the needs of the particular application. A coefficient port is typically used for providing coefficients or twiddle factors for DSP algorithms. A DSP system is provided which includes a digital signal processor having four ports as discussed above. Each data port is attached to dedicated, independent data memory. This provides for optimization of multipass algorithms.
REFERENCES:
patent: 3721812 (1973-03-01), Schmidt
patent: 4689762 (1987-08-01), Thibodeau
patent: 4899301 (1990-02-01), Nishitani et al.
patent: 4970674 (1990-11-01), White
patent: 4996661 (1991-02-01), Cox et al.
patent: 5038311 (1991-08-01), Monastra et al.
patent: 5093801 (1992-03-01), White et al.
patent: 5243699 (1993-09-01), Nickolls et al.
patent: 5261056 (1993-11-01), Lyke
patent: 5303172 (1994-04-01), Magar et al.
patent: 5307463 (1994-04-01), Hyatt et al.
patent: 5313413 (1994-05-01), Bhatia et al.
Digital Signal Processing--Chip Set; Honeywell Inc. Signal Processing Technologies, Rev A Mar. 1988, pp. 2-3, 14-16.
A 500 MOPS DSP chip set; G. Luikuo et al., Electronic Engineering Supplement, Jun. 1988 pp. 109-111, 113.
An application-specific FFT processor; S. Gomez et al., Electronic Engineering Supplement, Jun. 1988, pp. 99-100, 104-106.
FFT-based filter design boosts radar system's prowess; R. Cox, Electronic Design, Mar. 31, 1988, pp. 81-84.
Building-block chips are busy widening DSP horizons; M. Leonard, Electronic Design, Mar. 31, 1988, pp. 68-72, 74, 76-77.
An Ultra-High Speed DSP Chip Set For Real-Time Applications; M. Fleming, International Conference on DSP Applications and Technology--Berlin, Oct. 1991, pp. 1A-108--1A-120.
R. Bhatia et al., A Quasi Radix-16 FFT VLSI Processor, Proceedings of the ICASSP 91--1991 International Conference on Acoustics, Speech, and Signal Processing, Toronto, Canada, May 14-17, 1991, pp. 1085-1088.
Coulter Kenneth R.
Sharp Kabushiki Kaisha
Sharp Microelectronics Technology Inc.
Treat William M.
LandOfFree
Multi-port digital signal processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-port digital signal processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-port digital signal processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2402222