Multi-parallel-channel error checking

Details Multi-parallel-channel error checking Multi-parallel-channel error checking

1975-03-17

1977-10-04

Atkinson, Charles E.

Communications: electrical

Digital comparator systems

G06F 1112

Patent

active

040526984

ABSTRACT:
Disclosed is a technique for error checking in one channel or a pair of channels of a binary system in which communications is serial-by-character and parallel-by-bit, such as in digital computer-controlled magnetic tape peripherals. The system is shown as applied to the group coded recording (GCR) format and standard for half-inch, nine-track magnetic tape used for interchange among information processing systems (the USA Standard Code for Information Interchange). The technique employs equipment which generates and records on the tape, together with a set of information characters, a check (i.e., redundant) character and parity bits, the former resulting from the employment of a cyclic code and the latter being based on odd modulo 2 addition.

REFERENCES:
patent: 3800281 (1974-03-01), Devore et al.
patent: 3821703 (1974-06-01), Devore et al.
patent: 3831144 (1974-08-01), En
patent: 3851306 (1974-11-01), Patel
patent: 3868632 (1975-02-01), Hong et al.

Affiliated with

Also associated with

Rating

Multi-parallel-channel error checking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-parallel-channel error checking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-parallel-channel error checking will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1777167