Multi-panel video display control addressing of interleaved fram

Details Multi-panel video display control addressing of interleaved fram Multi-panel video display control addressing of interleaved fram

1994-09-30

1999-08-03

Powell, Mark R.

Computer graphics processing and selective visual display system

Computer graphic processing system

Plural graphics processors

348839, H04N 500

Patent

active

059331542

ABSTRACT:
A method and an apparatus for interleaving display frame buffers for use by multi-panel display(s) is disclosed. The system provides a data addressing transformation apparatus for converting CPU addresses for pixel positions of the multiple panels of display screen(s) to corresponding memory addresses so as to enable multiple video frame buffers to be interleavably stored in and retrieved from a single video memory system.

REFERENCES:
patent: 4628467 (1986-12-01), Nishi et al.
patent: 4744006 (1988-05-01), Duffield
patent: 4780712 (1988-10-01), Itaya et al.
patent: 4980765 (1990-12-01), Kudo et al.
patent: 4987551 (1991-01-01), Garrett, Jr.
patent: 5018076 (1991-05-01), Johary et al.
patent: 5309168 (1994-05-01), Itoh et al.
patent: 5387923 (1995-02-01), Mattison et al.
patent: 5422654 (1995-06-01), Tjandrasuwita et al.
patent: 5428743 (1995-06-01), Takai
patent: 5448264 (1995-09-01), Pinedo et al.
patent: 5457482 (1995-10-01), Rhoden et al.
patent: 5488385 (1996-01-01), Singhal et al.

Affiliated with

Also associated with

Rating

Multi-panel video display control addressing of interleaved fram does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-panel video display control addressing of interleaved fram, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-panel video display control addressing of interleaved fram will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-853917