Multi-mode DRAM controller

Details Multi-mode DRAM controller Multi-mode DRAM controller

1990-01-10

1992-12-29

Bowler, Alyssa H.

Boots, shoes, and leggings

364DIG1, 36424531, 364400, 36523003, 36523001, G06F 1202, G06F 1200, G06F 1210

Patent

active

051758350

ABSTRACT:
The present invention provides a novel multi-mode DRAM controller adaptd to access DRAM chips of a main storage unit of different size and of different mode types. The novel DRAM controller comprises new address generation and control logic for delaying the RAS and CAS control signals to memory and for expanding the number of address bits employed to address memory chips having a greater number of addresses by at least one address bit.

REFERENCES:
patent: 4303993 (1981-12-01), Panepinto, Jr. et al.
patent: 4346441 (1982-08-01), Plank et al.
patent: 4403283 (1983-09-01), Myntti et al.
patent: 4545010 (1985-10-01), Salas et al.
patent: 4675808 (1987-06-01), Grinn
patent: 4731738 (1988-03-01), Fisher et al.
patent: 4779191 (1988-10-01), Greenblatt
patent: 4805092 (1989-02-01), Cerutti
patent: 4849875 (1989-07-01), Fairman et al.
patent: 4926314 (1990-05-01), Dhuey
patent: 5005157 (1991-04-01), Catlin
patent: 5023777 (1991-06-01), Sawamoto
patent: 5047989 (1991-09-01), Canepa et al.
patent: 5101339 (1992-03-01), Fairman

Affiliated with

Also associated with

Rating

Multi-mode DRAM controller does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-mode DRAM controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-mode DRAM controller will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1893719