Multi-loop circuit capable of providing a delayed clock in...

Details Multi-loop circuit capable of providing a delayed clock in... Multi-loop circuit capable of providing a delayed clock in...

2007-02-27

2007-02-27

Bocure, Tesfaldet (Department: 2611)

Pulse or digital communications

Synchronizers

C327S149000, C375S375000

Reexamination Certificate

active

11303682

ABSTRACT:
A multi-loop circuit includes a first switching device to receive a first clock pulse and a second delayed pulse and produce a first output pulse including either the first clock pulse or the second delayed pulse. A first delay device receives the first output pulse and produces a first delayed pulse. A second switching device receives a second clock pulse and the first delayed pulse and produces a second output pulse including either the second clock pulse or the first delayed pulse. A second delay device receives the second output pulse and produces the second delayed pulse. A third switching device receives the first and second delayed pulses and produces a first output signal. A fourth switching device receives the first and second delayed pulses and produces a second output signal. A controller is coupled to control the first, second, third, and fourth switching devices.

REFERENCES:
patent: 5430394 (1995-07-01), McMinn et al.
patent: 5783956 (1998-07-01), Ooishi
patent: 5818288 (1998-10-01), Le et al.
patent: 6194929 (2001-02-01), Drost et al.
patent: 6538517 (2003-03-01), Lu
patent: 6611160 (2003-08-01), Lee et al.
patent: 6657465 (2003-12-01), Chu
patent: 6680634 (2004-01-01), Ruha et al.
patent: 6687320 (2004-02-01), Chiu et al.
patent: 6710665 (2004-03-01), Maneatis
patent: 6765428 (2004-07-01), Kim et al.
patent: 6784752 (2004-08-01), Gauthier et al.
patent: 6891420 (2005-05-01), Martin et al.
John G. Maneatis, “Low-Jitter Process-Independent DLL and PLL Based on Self-Biased Techniques”, IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1723-1732.

Affiliated with

Also associated with

Rating

Multi-loop circuit capable of providing a delayed clock in... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-loop circuit capable of providing a delayed clock in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-loop circuit capable of providing a delayed clock in... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3821550