Multi-level test probe assembly for IC chips

Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

324158F, 324 725, G01R 1073

Patent

active

047194170

ABSTRACT:
A multi-level test probe assembly for checking an integrated circuit chip before terminal leads are applied to the contact pads thereof which are deployed on the chip on a common plane, some pads being inwardly displaced relative to other pads. The assembly includes a planar insulation card provided with a port and having a printed circuit thereon whose traces are connected to a plurality of test terminals connectable to external testing equipment. Surrounding the port and bonded to the card is a mounting ring of dielectric material having a flat face on which is supported a first radial array of fine wires lying in a horizontal plane, the trailing end of each wire being connected to a respective trace. The wires cantilever across the port and converge toward the central region thereof below which is disposed the chip to be tested, the tapered leading end of each wire being double bent to define a needle having a shank section and a tip section terminating in a tip which engages a respective contact pad on the chip. Overlying the first layer and bonded thereto is a second layer of dielectric material having embedded therein a second radial array of fine wires whose tips engage those contact pads on the chip not engaged by the first array.

REFERENCES:
patent: 3445770 (1969-05-01), Harmon
patent: 3596228 (1971-07-01), Reed, Jr. et al.
patent: 3806801 (1974-04-01), Bove
patent: 3835381 (1974-09-01), Garretson et al.
patent: 3911361 (1975-10-01), Bove et al.
patent: 4480223 (1984-10-01), Aigo
patent: 4523144 (1985-06-01), Okubo et al.
patent: 4599559 (1986-07-01), Evans
"Cantilever Probe", by Altonen et al, IBM Tech. Disc. Bull., vol. 24, #6, 11/81, p. 2687.
"A Neutron Hardness Assurance Screen Based on High-Frequency Probe Measruements", by Bailey et al, IEEE Trans. on Tech. Sci., vol. NS-23, #6, 12/76, pp. 2020, 2021, 2023.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multi-level test probe assembly for IC chips does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-level test probe assembly for IC chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level test probe assembly for IC chips will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-922435

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.