Electrical computers: arithmetic processing and calculating – Electrical analog calculating computer – Particular function performed
Reexamination Certificate
2005-03-16
2008-11-11
Mai, Tan V (Department: 2193)
Electrical computers: arithmetic processing and calculating
Electrical analog calculating computer
Particular function performed
Reexamination Certificate
active
07451174
ABSTRACT:
An analog electronic circuit is proposed that e.g. computes the symbol likelihoods for PAM or QAM signal constellations. The circuit has at least one set of M transistors connected to a common current source. A multiplier/adder generates the voltages to be applied to the transistors from a value y and a set of M expected values in such a way that the currents through the transistors correspond to the likelihood that the value y corresponds to the expected values. The circuit can be used for signal demodulation and various other applications.
REFERENCES:
patent: 4374335 (1983-02-01), Kukahori et al.
patent: 5059814 (1991-10-01), Mead et al.
patent: 5764559 (1998-06-01), Kimura
patent: 6282559 (2001-08-01), Helfenstein et al.
patent: 6584486 (2003-06-01), Helfenstein et al.
patent: 6844782 (2005-01-01), Otaka
patent: 2006/0192610 (2006-08-01), Hirobe et al.
patent: 1 975 25 275 (1998-12-01), None
patent: 198 15 825 (1999-10-01), None
patent: 1 024 450 (2000-08-01), None
J. Hagenauer et al., Decoding and Equalization with Analog Non-Linear Networks, European Transactions on Telecommunications, vol. 10, No. 6, 659-680, Dec. 1999.
J. Hagenauer et al., A Circuit Based Interpretation of Analog MAP Decoding with Binary Trellises, TG Fachtaging , 175-180, Jan. 2000.
M. Vedat Eyuboglu et al., Reduced-State Sequence Estimation with Set Partioning and Decision Feedback, IEEE Transactions on Communications, vol. 36, No. 1, Jan. 13-20, 1988.
C. Toumazou et al., Switched-Currents an Analogue Technique for Digital Technology,IEEE Circuits and Systems, Series 5, Chapter 3, 30-70, 1993.
H-A Loeliger et al., Decoding in Analog VLSI, IEEE Communications, vol. 37, No. 4, 99-101, Apr. 1999.
H-A Loeliger et al., Probability Propagation and Decoding in Analog VLSI, Proceedings 1998 IEEE Intl. Symposium on Information Technology, 146, 1998.
F. Lustenberger et al., An Analog VLSI Decoding Technique for Digital Codes, ISCAS Proceedings, II-424-II-427, May 30-Jun. 2, 1999.
B. Gilbert, A Precise Four-Quadrant Multiplier with Subnanosecond Response, IEEE Journal Solid-State Circuits, vol. Sc-3, No. 4, 365-373, Dec. 1968.
B. Gilbert, A Monolithhic 16-Channel Analog Array Normalizer,IEEE Journal of Solid-State Circuits, vol. Sc-19, No. 6, 956-963, Dec. 1984.
J. Dauwels et al., On Structured-Summary Propagation, LFSR Synchronization, and Low-Complexity Trellis Decoding, Allerton, 6 pages, 2003.
J.S. Yedidia et al., Generalized Brief Propagation, 7 pages, Jun. 2000 MERL.
J.S. Yedidia et al., Contructing Free Energy Approximations and Generalized Belief Propagation Algorithims, 32 pages May 2004 MERL.
H-A Loeliger, An Introduction to Factor Graphics, IEEE Signal Processing Magazine, 28-41, Jan. 2004.
H-A Loeliger et al., Decoding in Analog VLSI, IEEE Communication Magazine, 99-101, Apr. 1999.
H-A Loeliger etal., Probability Propagation and Decoding in Analog VLSI, IEEE Transactions on Information Theory, vol. 47, No. 2, 837-843, Feb. 2001.
H-A Loeliger et al, Probability Propagation and Decoding in Analog VLSI, ISIT, 1 page, Cambridge, MA, Aug. 16-21, 1998.
J. Hagenauer et al., The Analog decoder, ISIT, 145, Cambridge , MA, Aug. 16-21, 1998.
J Hagenauer, Decoding of Binary Codes with Analog Networks, Information Technology Workshop, 13-14, San Diego, CA, Feb. 8-11, 1998.
B.J. Mceliece et al., Belief Propagation on Partially Ordered Sets, Mathematical Systems Theory in Biology, Communication Computation and Finance, IMA vols. in Math Appl., 275-299, 2003.
M.H. Shakiba et al., General Approach to Implementing Analogue Viterbi Decoders, Electronic Letters, vol. 30, No. 22, 1823-1824, Oct. 27, 1994.
J. Pieter et al., Correction to “On the Error Probability for a Class of Binary Recursive Feedback Strategies”, IEEE Transactions on Information Theory, 284-287, Mar. 1974.
Frey Matthias Urs
Loeliger Hans-Andrea
Merkli Patrick Peter
Anadec GmbH
Mai Tan V
Ohlandt Greeley Ruggiero & Perle LLP
Rauchfuss, Jr. George W.
LandOfFree
Multi-level soft detector-quantizer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-level soft detector-quantizer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level soft detector-quantizer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4027663