Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2006-03-28
2006-03-28
Nguyen, Viet Q. (Department: 2827)
Static information storage and retrieval
Interconnection arrangements
C365S230030, C365S072000, C365S051000
Reexamination Certificate
active
07020001
ABSTRACT:
An array block has at least two sub-array blocks and a first interconnect routing channel through which a first group of local interconnect lines extend. Each of the two sub-array blocks includes at least two lower-level sub-array blocks and a second interconnect routing channel through which a second group of local interconnect lines extend. The first group of local interconnect lines are configured to carry input information for accessing memory locations in which to store data or from which to retrieve data, and the second group of local interconnect lines are configured to carry a subset of the input information.
REFERENCES:
patent: 3585605 (1971-06-01), Gardner et al.
patent: 3633175 (1972-01-01), Harper
patent: 3753242 (1973-08-01), Townsend
patent: 3753244 (1973-08-01), Sumilas et al.
patent: 3755791 (1973-08-01), Arzubi
patent: 3781826 (1973-12-01), Beausoleil
patent: 3803560 (1974-04-01), DeVoy et al.
patent: 3821715 (1974-06-01), Hoff et al.
patent: 3983537 (1976-09-01), Parsons
patent: 4972380 (1990-11-01), Hidaka et al.
patent: 5036473 (1991-07-01), Butts et al.
patent: 5170375 (1992-12-01), Mattausch et al.
patent: 5208491 (1993-05-01), Ebeling et al.
patent: 5345556 (1994-09-01), Zapisek
patent: 5448496 (1995-09-01), Butts et al.
patent: 5452239 (1995-09-01), Dai et al.
patent: 5594363 (1997-01-01), Freeman et al.
patent: 5712579 (1998-01-01), Duong et al.
patent: 5742181 (1998-04-01), Rush
patent: 5864165 (1999-01-01), Rostoker et al.
patent: 5966027 (1999-10-01), Kapusta et al.
patent: 5973376 (1999-10-01), Rostoker et al.
patent: 5984510 (1999-11-01), Guruswamy et al.
patent: 5987086 (1999-11-01), Raman et al.
patent: 6002861 (1999-12-01), Butts et al.
patent: 6006024 (1999-12-01), Guruswamy et al.
patent: 6038627 (2000-03-01), Plants
patent: 6141287 (2000-10-01), Mattausch
patent: 6242767 (2001-06-01), How et al.
patent: 6294926 (2001-09-01), Cline
patent: 6407576 (2002-06-01), Ngai et al.
patent: 6467074 (2002-10-01), Katsioulas et al.
patent: 6525561 (2003-02-01), Cline
patent: 6545505 (2003-04-01), Chan et al.
patent: 6567290 (2003-05-01), Alexanian
patent: 6613611 (2003-09-01), How et al.
patent: 6614261 (2003-09-01), Ngai et al.
patent: 6696855 (2004-02-01), Kapusta et al.
patent: 2002/0011868 (2002-01-01), Cline
patent: 2002/0011870 (2002-01-01), Kaptanoglu
patent: 2002/0057103 (2002-05-01), Ngai et al.
patent: 2002/0153922 (2002-10-01), Ngai et al.
patent: 2003/0155587 (2003-08-01), Smith et al.
patent: 410092943 (1998-04-01), None
Mead et al. “Cost and Performance of VLSI Computing Structures,”J Solid-State Circutis14:455-462 (1979).
Schmitt-Lansiedel et al. “Pipeline Architecture for Fast CMOS Buffer RAMS's,”J Solid-State Circuits25:741-747 (1990).
Schmitt-Lansiedel et al. “Hierarchical Architecture for Fast CMOS SRAMs,”IEEE Proceedings VLSI and Computer Peripherals(1989).
Mosaic Systems, Inc.
Nguyen Viet Q.
Townsend and Townsend / and Crew LLP
LandOfFree
Multi-level semiconductor memory architecture and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-level semiconductor memory architecture and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level semiconductor memory architecture and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3563631