Boots – shoes – and leggings
Patent
1984-01-17
1987-01-13
Chan, Eddie P.
Boots, shoes, and leggings
G06F 946
Patent
active
046369449
ABSTRACT:
A multi-level priority micro-interrupt controller for a micro-program controlled computer handles a plurality of interrupt signals at a plurality of levels of priority, wherein only one interrupt signal for each level of priority may be active at any moment. When an interrupt occurs which has a higher priority than that of the interrupt currently being handled, the control store address of the next instruction to be executed is stacked and the interrupt handler subroutine for the higher priority interrupt is initiated. When an interrupt occurs which has a lower priority than that of the interrupt currently being handled, it is queued. After an interrupt has been handled, the stack is popped and execution is resumed at the control store address at the top of the stack. The control store address of the interrupt handler subroutine for a particular interrupt is decoded from the interrupt signals in two parts, the second part also being used to control the branching to the interrupt handler subroutine.
REFERENCES:
patent: 3829839 (1974-08-01), Jeane
patent: 3905025 (1975-09-01), Davis et al.
patent: 3909797 (1975-09-01), Goss et al.
patent: 4275458 (1981-06-01), Khera
patent: 4398244 (1983-08-01), Chu et al.
patent: 4471426 (1984-09-01), McDonough
Chan Eddie P.
Concurrent Computer Corporation
Grimes E. T.
Masselle F. L.
LandOfFree
Multi-level priority micro-interrupt controller does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-level priority micro-interrupt controller, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level priority micro-interrupt controller will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2360284