Multi-level nonvolatile semiconductor memory device

Details Multi-level nonvolatile semiconductor memory device Multi-level nonvolatile semiconductor memory device

1998-05-18

1999-11-16

Mai, Son

Static information storage and retrieval

Floating gate

Multiple values

36518521, 36518522, G11C 1606

Patent

active

059869291

ABSTRACT:
The threshold voltage distribution for write operation into memory cells of a multi-level nonvolatile semiconductor memory device is precisely controlled and the verify result of written data is simultaneously detected for each page. For example, at the "10" data write time, excess write of "00" data which is a conventional problem is inhibited by controlling a path for transferring a lower bit to a bit line according to an upper bit. Further, at the write-verify time, the verify result can be simultaneously detected for each page by controlling the verify operation according to the upper bit. At the write time of "01" data, the bit line path is controlled by use of the lower bit and the write operation of "00" data is inhibited. Also, at the write-verify time, the verify result can be simultaneously detected for each page by controlling the verify operation according to the lower bit. The write and verify operations of "00" data can be effected in the same manner as in the case of "01" data by first inverting the lower bit of "00" data. Since the write operation can be effected while all of the write states of a plurality of bits are verified, each level of written data can be precisely controlled without causing excess or insufficiency in the threshold voltage after the write operation into the memory cell. Further, since the verify result can be simultaneously detected for each page, time can be significantly reduced.

REFERENCES:
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5596526 (1997-01-01), Assar et al.
patent: 5602789 (1997-02-01), Endoh et al.
patent: 5675537 (1997-10-01), Bill et al.
patent: 5754469 (1998-05-01), Hung et al.
Tae-Sung Jung et al., "A 3.3V 128Mb Multi-level NAND Flash Memory for Mass Storage Applications"; ISSCC 1996 Digest of Technical Papers, vol. 31; pp. 32-33.

Affiliated with

Also associated with

Rating

Multi-level nonvolatile semiconductor memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-level nonvolatile semiconductor memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level nonvolatile semiconductor memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1332499