Multi-level memory for verifying programming results

Static information storage and retrieval – Floating gate – Particular biasing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

36518503, 36518524, G11C 1606

Patent

active

060287926

ABSTRACT:
A multi-level memory comprises an electrically programmable memory cell having at least an erased state, a first programming state and a second programming state, and a programming circuit for programming data by repeating a programming operation for a certain program by applying a programming voltage to the memory cell, a first programming verification operation for confirming whether or not the memory cell reached the first programming state after the programming operation, or a second programming verification operation for confirming whether or not the memory cell reached the second programming state after the programming operation, wherein the programming circuits repeat the programming operation and the first programming verification operation except for the second programming operation in the first period of the data programming, and repeats the programming operation, the first programming verification operation and the second programming verification operation in the second period after the first period of the data programming.

REFERENCES:
patent: 5539690 (1996-07-01), Talreja et al.
patent: 5596526 (1997-01-01), Assar et al.
patent: 5757699 (1998-05-01), Takeshima et al.
patent: 5892710 (1999-04-01), Fazio et al.
Young-Joon Choi et al.; "A High Speed Programming Scheme For Multi-Level NAND Flash Memory" Jun. 13, 1996; pp. 170-171.
Tae-Sung Jung et al.; "A 117-mm.sup.2 3.3-V Only 128-Mb Multilayer NAND Flash Memory For Mass Storage Applications"; IEEE Journal of Solid State Circuits;. vol. 31. No. 11, Nov. 1996; pp. 1575-1583.
European Search Report; Application No. EP 98 10 1617; Apr. 29, 1999.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multi-level memory for verifying programming results does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-level memory for verifying programming results, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level memory for verifying programming results will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-525829

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.