Multi-level logic optimization in programmable logic devices

Details Multi-level logic optimization in programmable logic devices Multi-level logic optimization in programmable logic devices

1992-06-15

1996-03-12

Trans, Vincent N.

Boots, shoes, and leggings

364488, G06F 1750

Patent

active

054991919

ABSTRACT:
During compiling, a PLD circuit design system inserts nodes in the two level sum-of-product representation of the target circuit at function and procedure boundaries, the carries between bits of arithmetic operators, and the implicit nodes in complicated if statements. The nodes are collapsed providing that the number of unique symbols in the collapsed equations are .ltoreq. than a first predetermined limit, the number of product terms are .ltoreq. a second predetermined limit, and provided the collapsed equations meet constraints depending on whether or not there are inverters or XOR gates available, and whether or not the inverters and XOR gates are fusible. For all registers in the design, equations are generated to fit any possible flip-flop implementation of the register. Both the ON and OFF equations are generated and carried through the entire optimization process so that the DONT CARE information is retained and optimally used in the final equation reduction and device implementation.

REFERENCES:
Robert K. Brayton et al., "MIS: A Multiple-Level Logic Optimization System". IEEE 1987, pp. 1062-1081.
Giovanni De Micheli et al., "The Olumpus Synthesis System". IEEE, 1990, pp. 37-53.

Affiliated with

Also associated with

Rating

Multi-level logic optimization in programmable logic devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-level logic optimization in programmable logic devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level logic optimization in programmable logic devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2105312