Communications: electrical – Continuously variable indicating – With meter reading
Patent
1982-08-13
1986-10-28
Yusko, Donald J.
Communications: electrical
Continuously variable indicating
With meter reading
307465, 364773, H04Q 100, H03K 1908
Patent
active
046201882
ABSTRACT:
A Multi-Level Logic Circuit is described, with the hardware of the circuit capable of being constructed to operate in a chosen base. The circuit includes at least: (a) One input level detector which can receive one or more multi-level inputs, (b) Control switching means, and (c) An output level generator delivering a single multi-level output.
Various logic gates operating in any base can be derived from the generalized circuit of this invention. Basic multi-level logic gates include an (n-1) complementer, where an output of (n-1-a) is generated from a discrete input "a" where n is the base for which the circuit is constructed. A complementary maximum gate is also described in which the circuit provides the (n-1) complement of the highest logic level detected on input lines to the input level detector. Various other multi-level logic circuits can be constructed by combining the multi-level complementer, and multi-level complementary maximum gates. Circuits are also described where there are more than one input level detector or control switching means to provide binary operations on inputs to the multi-level logic circuits, e.g. addition, multiplication, in any desired base. Circuits are illustrated, constructed to operate in base 10.
The multi-level logic circuit is similar to a binary circuit in that it operates on discrete logic levels. It is not an analog circuit.
REFERENCES:
patent: 3168722 (1965-02-01), Sanders
patent: 3204122 (1965-08-01), Ih
patent: 3374470 (1968-03-01), Rohland
patent: 3417262 (1968-12-01), Yao
patent: 3567957 (1971-03-01), Aten
patent: 3593034 (1971-07-01), Omote
patent: 3601626 (1971-08-01), Hoffmann et al.
patent: 3646329 (1972-02-01), Yoshino et al.
patent: 3702474 (1972-11-01), Fink et al.
patent: 3855481 (1974-12-01), DeMone
patent: 3900744 (1975-08-01), Lammers
patent: 3916327 (1975-10-01), Lampen et al.
patent: 3932714 (1976-01-01), Guimier et al.
patent: 4140920 (1979-02-01), Dao et al.
patent: 4152696 (1979-05-01), Smith
patent: 4205303 (1980-05-01), Barnhart
patent: 4290111 (1981-09-01), Dillon
patent: 4319225 (1982-03-01), Klose
patent: 4325056 (1982-04-01), Weiner
patent: 4326136 (1982-04-01), Le Can
"The Prospects for Multiple Value Logic: A Technology and Applications View", K. C. Smith, IEEE Transactions on Computers, vol. C-30, #9, Sep. 1981, pp. 619-634.
"Proceedings; The Institution of Electrical Engineers", vol. 121, Electronics, Jun. 1974, pp. 409-418.
Development Finance Corporation of New Zealand
Yusko Donald J.
LandOfFree
Multi-level logic circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-level logic circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level logic circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1349271