Multi-level cell serial-parallel sense scheme for...

Details Multi-level cell serial-parallel sense scheme for... Multi-level cell serial-parallel sense scheme for...

2007-06-21

2008-12-09

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Floating gate

Multiple values

C365S185210, C365S185200

Reexamination Certificate

active

07463514

ABSTRACT:
A method of sensing data in a multi-level cell memory using two or less sense operations and adjusting column load is provided. A sensing circuit implementing a serial-parallel sense scheme is also provided. The column loads are re-configurable based on the sensing circuit and the serial-parallel sense scheme.

REFERENCES:
patent: 5539690 (1996-07-01), Talreja et al.
patent: 5721701 (1998-02-01), Ikebe et al.
patent: 6115290 (2000-09-01), Kwong
patent: 7054197 (2006-05-01), Vimercati
patent: 7057934 (2006-06-01), Krishnamachari et al.
patent: 7106626 (2006-09-01), Goldman et al.
patent: 7385843 (2008-06-01), Guterman et al.

Affiliated with

Also associated with

Rating

Multi-level cell serial-parallel sense scheme for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-level cell serial-parallel sense scheme for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level cell serial-parallel sense scheme for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4025306