Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2011-06-21
2011-06-21
Nguyen, Tan T. (Department: 2827)
Static information storage and retrieval
Floating gate
Multiple values
C365S189050
Reexamination Certificate
active
07965550
ABSTRACT:
An access buffer, such as page buffer, for writing to non-volatile memory, such as Flash, using a two-stage MLC (multi-level cell) operation is provided. The access buffer has a first latch for temporarily storing the data to be written. A second latch is provided for reading data from the memory as part of the two-stage write operation. The second latch has an inverter that participates in the latching function when reading from the memory. The same inverter is used to produce a complement of an input signal being written to the first latch with the result that a double ended input is used to write to the first latch.
REFERENCES:
patent: 4680491 (1987-07-01), Yokouchi et al.
patent: 5109361 (1992-04-01), Yim et al.
patent: 5257223 (1993-10-01), Dervisoglu
patent: 5299162 (1994-03-01), Kim et al.
patent: 5473563 (1995-12-01), Suh et al.
patent: 5541879 (1996-07-01), Suh et al.
patent: 5546341 (1996-08-01), Suh et al.
patent: 5631866 (1997-05-01), Oka et al.
patent: 5671178 (1997-09-01), Park et al.
patent: 5687134 (1997-11-01), Sugawara et al.
patent: 5732018 (1998-03-01), Choi et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5937425 (1999-08-01), Ban
patent: 5995417 (1999-11-01), Chen et al.
patent: 6058059 (2000-05-01), Huang et al.
patent: 6111787 (2000-08-01), Akaogi et al.
patent: 6118705 (2000-09-01), Gupta et al.
patent: 6151257 (2000-11-01), Jeffrey et al.
patent: 6208556 (2001-03-01), Akaogi et al.
patent: 6256254 (2001-07-01), Kwak et al.
patent: 6278636 (2001-08-01), Lee
patent: 6359810 (2002-03-01), Gupta et al.
patent: 6456528 (2002-09-01), Chen
patent: 6483742 (2002-11-01), Sweha et al.
patent: 6522580 (2003-02-01), Chen et al.
patent: 6594183 (2003-07-01), Lofgren et al.
patent: 6671204 (2003-12-01), Im
patent: 6717857 (2004-04-01), Byeon et al.
patent: 6732221 (2004-05-01), Ban
patent: 6763424 (2004-07-01), Conley
patent: 6788589 (2004-09-01), Faue
patent: 6804148 (2004-10-01), Bedarida et al.
patent: 6807103 (2004-10-01), Cavaleri et al.
patent: 6826082 (2004-11-01), Hwang et al.
patent: 6885583 (2005-04-01), Tanaka
patent: 6963509 (2005-11-01), Ju
patent: 7016229 (2006-03-01), Kim
patent: 7042770 (2006-05-01), Lee et al.
patent: 7046554 (2006-05-01), Lee
patent: 7061813 (2006-06-01), Lee
patent: 7082056 (2006-07-01), Chen et al.
patent: 7099213 (2006-08-01), Ju
patent: 7111122 (2006-09-01), Noro et al.
patent: 7149130 (2006-12-01), Lee
patent: 7180784 (2007-02-01), Ju
patent: 7200044 (2007-04-01), Won et al.
patent: 7548103 (2009-06-01), Ramaraju et al.
patent: 7863959 (2011-01-01), Chan et al.
patent: 2004/0080979 (2004-04-01), Park
patent: 2005/0232008 (2005-10-01), Shukuri et al.
patent: 2005/0232011 (2005-10-01), Lee et al.
patent: 2005/0232025 (2005-10-01), Ju
patent: 2006/0133155 (2006-06-01), Fujita et al.
patent: 2006/0193169 (2006-08-01), Nazarian
patent: 2007/0002623 (2007-01-01), Won et al.
patent: 1134746 (2001-09-01), None
Samsung Electronics Co., Ltd., “Samsung Announces First 40-nanometer Device—32 Gb NAND Flash with Revolutionary Charge Trap Technology,” World Press Release, Sep. 11, 2006, pp. 1-2.
Aritome, S. et al., “A Reliable Bi-Polarity Write/Erase Technology in Flash EEPROMS”, Int'l Electron Devices Meeting, 1990, Technical Digest, Dec. 9-12, 1990, pp. 111-114.
Shirota, R., et al., “A 2.3um2 Memory Cell Structure for 16Mb NAND EEPROMs”, International Electron Devices Meeting 1990, Technical Digest, (1990), pp. 103-106.
Jung et al., “A 3.3V 128Mb Multi-Level NAND Flash Memory for Mass Storage Applications,” 1996 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, Feb. 1996, pp. 32-33.
Hara, T. et al., “A 146mm2 8Gb NAND Flash Memory with 70nm CMOS Technology”, ISSCC Session 2 Non-Volatile Memory 2.1, IEEE International Solid-State Circuits Conference, Feb. 2005, pp. 44, 45 and 584.
Suh, K. et al., “A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme”, IEEE Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995, pp. 1149-1156.
Jung, T. et al., “A 117-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1575-1583.
Cho, T. et al., “A Dual Mode NAND Flash Memory: 1-Gb Multilevel and High-Performance 512-Mb Single-Level Modes”, IEEE Journal of Solid-State Circuits, vol. 36, No. 11, Nov. 2001, pp. 1700-1706.
Lee, S. et al., “A 3.3V 4Gb Four-Level NAND Flash Memory with 90nm CMOS Technology”, ISSCC 2004/Session 2 Non-Volatile Memory/2.7, IEEE International Solid-State Circuits Conference, Feb. 15-19, 2004,Digest of Technical Papers, pp. 52-513, vol. 1, XP010722148, ISBN: 0-7803-8267-6.
Kirisawa, R. et al., “A NAND Structured Cell with a new Programming Technology for Highly Reliable 5V-Only Flash EEPROM”, 1990 Symposium on VLSI Technology, Jun. 4, 1990, CH 2874-6, 90/0000-0129 1990 IEEE, Honolulu, US pp. 129-130.
Cho, et al., “A 3.3 V 1 Gb Multilevel NAND Flash Memory with Non-Uniformthreshold Voltage Distribution”, Solid State Circuits Conference, 2001, Digest of Technical Papers, ISSCC, 2001 IEEE International, Feb. 5, 2001, pp. 28-29.
Kim, “Multilevel Flash Memory Cell with Balanced Cell Vth”, MOSAID Technologies Incorporated, Mar. 14, 2006, pp. 1-27.
Momodomi, M. et al., “A 4 Mb NAND EEPROM with tight programmed Vt Distribution”, IEEE Journal of Solid-State Circuits, vol. 26, Issue 4, Apr. 1991, pp. 492-496.
Kim, et al. “A 120-mm2 64 Mb NAND Flash Memory Archieving 180 ns/Byte Effective Program Speed,” IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1977, pp. 670-680.
Imamiya, K. et al., “A 125-mm2 1-Gb NAND Flash Memory with 10-MByte/s Program Speed”, IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov. 2002, pp. 1493-1501.
Samsung Electronics Co. Ltd, “256M × 8 Bit / 128 M × 16 Bit / 512M × 8 Bit NAND Flash Memory”, K9K4G08U1M, May 6, 2005, pp. 1-41.
Gal, et al., “Algorithms and data structures for flash memories”, ACM Computing Surveys (CSUR), vol. 37, No. 2, p. 138-163, Jun. 2005, Tel Aviv University.
Lee J. et al., “A 90-nm CMOS 1.8-V 2Gb NAND Flash Memory for Mass Storage Applications”, IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 2003. pp. 1934-1942.
Toshiba, “2GBIT (256M × 8 Bits) CMOS NAND E2PROM”, TH58NVG1S3AFT05, May 19, 2003, pp. 1-32.
A 56nm CMOS 99mm2 8-Gb Multi-level NAND Flash Memory with 10Mbyte/sec program throughput (2006 ISSCC; file name: V07-07).
An 8-Gb Multi-level NAND flash memory with 63nm STI CMOS process technology (2005 ISSCC; file name: Samsung—V02-02, 02-02).
Ken Takeuchi et al.; A Multipage Cell Architecture for High-Speed Programming Multilevel NAND Flash Memories; IEEE J Solid-State Circuits, vol. 33, No. 8, pp. 1228-1238, Aug. 1998.
Supplementary European Search Report dated May 12, 2010 from European Patent Application No. 08748199 (1 page).
Mosaid Technologies Incorporated
Nguyen Tan T.
LandOfFree
Multi-level cell access buffer with dual function does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-level cell access buffer with dual function, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-level cell access buffer with dual function will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2636401