Static information storage and retrieval – Read only systems
Reexamination Certificate
2007-05-08
2007-05-08
Yoha, Connie C. (Department: 2827)
Static information storage and retrieval
Read only systems
C365S103000, C365S104000, C365S063000
Reexamination Certificate
active
10906594
ABSTRACT:
A high-density memory device and design method that utilizes some or all of the existing stacked process conductor layers provided by a manufacturing process to enhance the number of available bitlines and/or wordlines within the memory device. The memory device includes a plurality of memory cells arranged in columns and rows, a plurality of wordlines, a plurality of bitlines, at least one via-stack, wherein said existing stacked process conductor layers are used to implement at least one additional wordline or bitline. The via-stacks consist of a plurality of vias, are located close to a memory cell, and adapted to electrically connect the memory cell to multiple bitlines or multiple wordlines or both0. This design method increases the number of possible connections to or from each individual memory cell. When this design method is combined with varied configurations of basic underlying ROM cell types, even further increased cell density can be achieved.
REFERENCES:
patent: 5365475 (1994-11-01), Matsumura
patent: 5581505 (1996-12-01), Lee
patent: 6002607 (1999-12-01), Dvir
patent: 6041008 (2000-03-01), Marr
patent: 6128218 (2000-10-01), You
patent: 6438024 (2002-08-01), Gold
patent: 6636434 (2003-10-01), Poullet
patent: 6661691 (2003-12-01), Fricke et al.
patent: 6703652 (2004-03-01), Van Brocklin et al.
K. Agawa, H. Hiroyuki, T. Takayangi, and T. Kuroda. A Bitline Leakage Compensation Scheme for Low-Voltage SRAMs. IEEE Journal of Solid-State Circuits, 36(5):726-34, May 2001.
George M. Ansel, Read Only-Random Access Memory Architecture and Methods for Operating Same. Technical Report 5,880,999, US Patent Office, 1999.
Semiconductor Industry Association. International Technology Roadmap for Semiconductors. Technical report, Semiconductor Industry Association, 2001.
C. Bleiker and H. Melchior. A Four-State EEPROM Using Floating-Gate Memory Cells. IEEE Journal of Solid-State Circuits, 22(3):460-3, Jun. 1987.
William D. Brown and Joe E. Brewer. Nonvolatile Semiconductor Memory Technology. IEEE Press, 1st edition, 1998.
D.L. Kencke, A multilevel approach toward quadrupling the density of flash memory. IEEE Electron Device Letters, 19(3):86-8, Mar. 1998.
Carver Mead and Lynn Conway. Introduction to VLSI Systems. Addison-Wesley, 1st edition, 1980.
E. Seevinck, Current-Mode Techniques for High-Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM's. IEEE JSSC, 26(4):525-536, Apr. 1991.
N. Shibata, Megabit-Class Size-Configurable 250-MHz SRAM Macrocells with a Squashed-Memory-Cell Architecture. IEICE Trans. Electron., E82-C(1):94-104, Jan. 1999.
B. Wicht, Analysis and Compensation of the Bitline Multiplexer in SRAM Current Sense Amplifiers. IEEE Journal of Solid-State Circuits, 36(11):1745-55, Nov. 2001.
Brandon Tyler L.
Elliott Duncan G.
LandOfFree
Multi-layered memory cell structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-layered memory cell structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-layered memory cell structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3745598