Semiconductor device manufacturing: process – Making device array and selectively interconnecting – Rendering selected devices operable or inoperable
Patent
1995-12-20
1998-10-20
Tsai, Jey
Semiconductor device manufacturing: process
Making device array and selectively interconnecting
Rendering selected devices operable or inoperable
438455, H01L 2182
Patent
active
058245715
ABSTRACT:
A method for securing confidential circuitry from observation by unauthorized inspection, and a secure circuit immune from unauthorized inspection according to the method. In one embodiment, confidential data or circuitry is placed on a face of separate silicon layers, each silicon layer having part of a circuit. Neither silicon layer is intelligible without the other, yet neither can be observed without destroying the other. The two silicon layers are juxtaposed, the face of the first silicon layer flush against and fused to the face of the second silicon layer, the confidential circuits on each silicon layer connecting directly with circuits on the other silicon layer without external connectors. Data stored on each face is erased or destroyed when the silicon layers are separated or one of the silicon layers is destroyed. Violence to either silicon layer of silicon, or exposure of either silicon layer of silicon to light, destroys the data or circuitry on at least one silicon layer of silicon, making the data or circuitry unreadable.
REFERENCES:
patent: 3725671 (1973-04-01), Keister et al.
patent: 4612083 (1986-09-01), Yasumoto et al.
patent: 4933898 (1990-06-01), Gilberg et al.
patent: 4956749 (1990-09-01), Chang
patent: 5644638 (1997-07-01), Thiriet
Hirt Ray
Rollender Matthew
Intel Corporation
Tsai Jey
LandOfFree
Multi-layered contacting for securing integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-layered contacting for securing integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-layered contacting for securing integrated circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-243748