Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2011-07-26
2011-07-26
Patel, Ishwarbhai B. (Department: 2835)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S255000, C174S262000
Reexamination Certificate
active
07985930
ABSTRACT:
A metal layer18is sandwiched between insulating layers14and20so that required strength is maintained. Hence it follows that the thickness of a core substrate30can be reduced and, therefore, the thickness of a multi-layer printed circuit board can be reduced. Formation of non-penetrating openings22which reach the metal layer18in the insulating layers14and20is simply required. Therefore, small non-penetrating openings22can easily be formed by applying laser beams. Thus, through holes36each having a small diameter can be formed.
REFERENCES:
patent: 3471631 (1969-10-01), Quintana
patent: 4371744 (1983-02-01), Badet et al.
patent: 4769270 (1988-09-01), Nagamatsu et al.
patent: 4893404 (1990-01-01), Shirahata et al.
patent: 4963697 (1990-10-01), Peterson et al.
patent: 5130179 (1992-07-01), Miyazaki et al.
patent: 5252195 (1993-10-01), Kobayashi et al.
patent: 5442143 (1995-08-01), Schmidt et al.
patent: 5509200 (1996-04-01), Frankeny et al.
patent: 5662987 (1997-09-01), Mizumoto et al.
patent: 5745333 (1998-04-01), Frankeny et al.
patent: 5822856 (1998-10-01), Bhatt et al.
patent: 5987732 (1999-11-01), Lee et al.
patent: 6098282 (2000-08-01), Frankeny et al.
patent: 6121553 (2000-09-01), Shinada et al.
patent: 6127633 (2000-10-01), Kinoshita
patent: 6175087 (2001-01-01), Keesler et al.
patent: 6184477 (2001-02-01), Tanahashi
patent: 6204453 (2001-03-01), Fallon et al.
patent: 6240636 (2001-06-01), Asai et al.
patent: 6249636 (2001-06-01), Daoud
patent: 6281448 (2001-08-01), Tsukamoto
patent: 6300576 (2001-10-01), Nakamura et al.
patent: 6444919 (2002-09-01), Economikos et al.
patent: 6486394 (2002-11-01), Schmidt et al.
patent: 0 332 889 (1989-09-01), None
patent: 0 400 332 (1990-12-01), None
patent: 0 469 308 (1992-02-01), None
patent: 0 800 336 (1997-10-01), None
patent: 0 804 061 (1997-10-01), None
patent: 359078336 (1984-05-01), None
patent: 4-38079 (1992-03-01), None
patent: 4-144299 (1992-05-01), None
patent: 404314392 (1992-11-01), None
patent: 6-244529 (1994-09-01), None
patent: 6-277863 (1994-10-01), None
patent: 7-106767 (1995-04-01), None
patent: 08-500467 (1996-01-01), None
patent: 8-64961 (1996-03-01), None
patent: 8-191187 (1996-07-01), None
patent: 9-8460 (1997-01-01), None
patent: 9-130050 (1997-05-01), None
patent: 9-232758 (1997-09-01), None
patent: 9-283933 (1997-10-01), None
patent: 10-154877 (1998-06-01), None
patent: 10-190230 (1998-07-01), None
patent: 10-209615 (1998-08-01), None
patent: 11-017345 (1999-01-01), None
patent: 11-87865 (1999-03-01), None
patent: 11-307933 (1999-11-01), None
patent: 11-307936 (1999-11-01), None
patent: 11-330695 (1999-11-01), None
patent: WO93/13637 (1993-07-01), None
patent: WO96/22008 (1996-07-01), None
Asai Motoo
Mori Takahiro
Wang Dongdong
Ibiden Co. Ltd.
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
Patel Ishwarbhai B.
LandOfFree
Multi-layer printed circuit board and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-layer printed circuit board and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-layer printed circuit board and method of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2622898