Multi-layer package incorporating a recessed cavity for a semico

Details Multi-layer package incorporating a recessed cavity for a semico Multi-layer package incorporating a recessed cavity for a semico

1990-04-27

1992-01-14

Picard, Leo P.

Electricity: electrical systems and devices

Miscellaneous

174260, 174261, 361401, 361412, 357 68, 357 80, 439 68, 439 69, H05K 111

Patent

active

050815636

ABSTRACT:
An electronic component package, including: a multilayer ceramic or glass-ceramic substrate formed of a stacked plurality of generally parallel signal and insulating layers, each of the signal layers comprising an electrically conductive pattern; a cavity in a surface of the substrate sized to accommodate an electronic component with a planar surface of the electronic component disposed substantially planar with the surface of the substrate; and a plurality of electrical conductors extending from the surface of the substrate to selected ones of the signal layers for connecting the electronic component to the signal layers. Thin film wiring is provided for connecting the electronic component to the substrate.

REFERENCES:
patent: 3564114 (1971-02-01), Binder et al.
patent: 3739232 (1973-06-01), Grossman et al.
patent: 3881971 (1975-05-01), Greer et al.
patent: 3903590 (1975-09-01), Yokogawa
patent: 4080414 (1978-03-01), Anderson
patent: 4245273 (1981-01-01), Feinberg et al.
patent: 4371744 (1983-02-01), Badet et al.
patent: 4466181 (1984-08-01), Takishima
patent: 4513355 (1985-04-01), Schroeder et al.
patent: 4539622 (1985-09-01), Akasaki
patent: 4541168 (1985-09-01), Galie et al.
patent: 4544989 (1985-10-01), Hakabu et al.
patent: 4578697 (1986-03-01), Takemae
patent: 4630096 (1986-12-01), Drye et al.
patent: 4640010 (1987-02-01), Brown
patent: 4702792 (1987-10-01), Chow et al.
patent: 4783722 (1988-11-01), Osaki et al.
patent: 4803395 (1989-02-01), Kraus et al.
patent: 4821151 (1989-04-01), Pryor et al.
patent: 4931853 (1990-06-01), Ohuchi et al.
IBM Tech. Discl. Bul. vol. 22 No. 5 Oct. 1979 "Multilayer Ceramic Fixed Layer Substrate Design", A. Johnson, J. Martyak, R. Ricci pp. 1841 and 1842.
IBM Technical Disclosure Bulletin, vol. 26 No. 9, Feb. I. Feinberg et al. "Interposer for Chip-on-Chip Module Attachment".
IBM Technical Disclosure Bulletin, vol. 14, No. 10, Mar. 1972, by P. Ehret et al., p. 3090.
IBM Technical Disclosure Bulletin, vol. 23, No. 7A Dec. 1980, by F. Motika, pp. 2770-2773.
IBM Technical Disclosure Bulletin, vol. 15, No. 2, Jul. 1972, by D. J. Bodendorf et al., pp. 656-657.

Affiliated with

Also associated with

Rating

Multi-layer package incorporating a recessed cavity for a semico does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-layer package incorporating a recessed cavity for a semico, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-layer package incorporating a recessed cavity for a semico will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-545470