Multi-layer integrated semiconductor structure having an...

Details Multi-layer integrated semiconductor structure having an... Multi-layer integrated semiconductor structure having an...

2006-06-27

2006-06-27

Owens, Douglas W (Department: 2811)

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

Multiple housings

C257S777000

Reexamination Certificate

active

07067909

ABSTRACT:
A multi-layer integrated semiconductor structure is provided, which includes at least a first semiconductor structure and a second semiconductor structure coupled together via an interface. The interface includes at least a first portion adapted to provide a communication interface between the first semiconductor structure and the second semiconductor structure and at least a second portion adapted to reduce electrical interference between the first semiconductor structure and the second semiconductor structure.

REFERENCES:
patent: 4313126 (1982-01-01), Krumm et al.
patent: 4402761 (1983-09-01), Feist
patent: 4456888 (1984-06-01), Ayasli
patent: 4599704 (1986-07-01), Mazin
patent: 4939568 (1990-07-01), Kato et al.
patent: 4986861 (1991-01-01), Nishida et al.
patent: 5156997 (1992-10-01), Kumar et al.
patent: 5206186 (1993-04-01), Neugebauer et al.
patent: 5236118 (1993-08-01), Bower et al.
patent: 5270261 (1993-12-01), Bertin et al.
patent: 5370301 (1994-12-01), Belcher et al.
patent: 5391257 (1995-02-01), Sullivan et al.
patent: 5445994 (1995-08-01), Gilton
patent: 5504376 (1996-04-01), Sugahara et al.
patent: 5523628 (1996-06-01), Williams et al.
patent: 5563084 (1996-10-01), Ramm et al.
patent: 5669545 (1997-09-01), Pham et al.
patent: 5706578 (1998-01-01), Hubner
patent: 5767009 (1998-06-01), Yoshida et al.
patent: 5821138 (1998-10-01), Yamazaki et al.
patent: 5825080 (1998-10-01), Imaoka et al.
patent: 5902118 (1999-05-01), Hubner
patent: 5904562 (1999-05-01), Nulman
patent: 5923087 (1999-07-01), Suzuki et al.
patent: 5940683 (1999-08-01), Holm et al.
patent: 5985693 (1999-11-01), Leedy
patent: 5998808 (1999-12-01), Matsushita
patent: 6027958 (2000-02-01), Vu et al.
patent: 6441478 (2002-08-01), Park
patent: 6465892 (2002-10-01), Suga
patent: 6525415 (2003-02-01), Koyanagi et al.
patent: 6600173 (2003-07-01), Tiwari
patent: 6717244 (2004-04-01), Hikita et al.
patent: 2002/0050635 (2002-05-01), Ogura et al.
patent: 2002/0074670 (2002-06-01), Suga
patent: 2002/0109236 (2002-08-01), Kim et al.
patent: 2002/0135062 (2002-09-01), Mastromatteo et al.
patent: 2002/0135075 (2002-09-01), Leedy
patent: 2004/0124538 (2004-07-01), Reif et al.
patent: 2004/0126994 (2004-07-01), Reif et al.
patent: 2004/0219765 (2004-11-01), Reif et al.
patent: 100 47 963 A 1 (2001-03-01), None
patent: 1 041 624 (2000-10-01), None
patent: 1 151 962 (2001-07-01), None
patent: 1 151 962 (2001-11-01), None
patent: 1 432 032 (2004-06-01), None
patent: 2 645 681 (1989-04-01), None
patent: WO 02/09182 (2002-01-01), None
Y. Hayashi, Fabrication of Three Dimensional IC Using “Cumulatively Bonded IC” (CUBIC) Technology Symposium on VLSI Technology, 1990, pp. 95-96.
Osamu Tabata, Anisotropic Etching of Silicon In TMAH Solutions, Toyota Central Research and Development Laboratories, Inc., Feb. 21, 1992, pp. 51-57, Japan.
Philip M. Sailer, Creating 3D Circuits Using Transferred Films, Cicuits & Devices, Nov. 1997, pp. 27-30.
Takuji Matsumoto, New Three-Dimensional Wafer Bonding Technology Using the Adhesive Injection Method, Mar., 1998, pp. 1217-1221, Jpn. J. Appl. Phys. vol. 37 (1998).
A. Fan, Copper Wafer Bonding, Electrochemical and Solid-State Letters, 1999, pp. 534-536, Cambridge, Massachusetts.
Victor W.C. Chan, Three Dimensional CMOS Integrated Circuits on Large Grain Polysilllcon Films, EEE, Hong Kong University of Science and Technology, 2000, pp. 00-161-00-164 Hong Kong.
K.W. Lee, Three-Dimensional Shared Memory Fabricated Using Wafer Stacking Technology, Dept. of Machine Intelligence and Systems Engineering, 2000, pp. 00-165-00-168, Hong Kong.
Kuan-Neng Chen, Microstructure Examination of Copper Wafer Bonding, Microsystem Technology Laboratories, Dec. 20, 2000, pp. 331-335, Cambridge, Massachusetts.
Y. Hayashi, S Wada, K. Kajiyana, K. Oyama, R. Koh, S. Takahashi. T. Kunio, Fabrication of Three-Dimensional IC Using “Cumlatively Bonded IC” (CUBIC) Technology, 1990, pp. 95-96, NEC Corporation, Shimokuzawa, Saganihara, Kanagawa 22, Japan.

Affiliated with

Also associated with

Rating

Multi-layer integrated semiconductor structure having an... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-layer integrated semiconductor structure having an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-layer integrated semiconductor structure having an... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3667513