Metal working – Method of mechanical manufacture – Electrical device making
Patent
1991-12-31
1994-02-01
Arbes, Carl J.
Metal working
Method of mechanical manufacture
Electrical device making
29846, 29852, 427 97, 156902, H05K 336
Patent
active
052823121
ABSTRACT:
Multilayer circuit assemblies are made by stacking circuit panels having contacts on their top surfaces, through conductors extending between top and bottom surfaces and terminals connected to the bottomend of each through conductor. The terminals and contacts are arranged so that when the panels are stacked the terminals on the bottom of one panel are in alignment with the contacts on the top surface of the immediately underlying panel. The panels are selectively treated on their top and/or bottom surfaces so as to selectively disconnect or connect each contact to a terminal on the bottom surface of the same panel. For example, the top surface of the panel may be selectively etched to disconnect a contact from one through conductor and hence from the associated terminal. The aligned terminals and contacts are nonselectively connected to one another at each interface so that wherever a terminal and contact on adjacent panels are aligned with one another there are connected to one another. This forms composite vertical conductors extending through a plurality of the panels. The selective treatment of the panel top and bottom surfaces provides selective interruptions in the vertical conductors. A circuit panel precursor having the through conductors and methods of making the same are also provided.
REFERENCES:
patent: 3077511 (1963-02-01), Bohrer et al.
patent: 3214827 (1965-11-01), Phohofsky
patent: 3316618 (1967-05-01), Guarracini
patent: 3509270 (1970-04-01), Dube et al.
patent: 3541222 (1970-11-01), Parks et al.
patent: 3546775 (1970-12-01), Lalmond et al.
patent: 3606677 (1971-09-01), Ryan
patent: 3616532 (1971-11-01), Beck
patent: 3739469 (1973-06-01), Dougherty, Jr.
patent: 3775844 (1973-12-01), Parks
patent: 3795037 (1974-03-01), Luttmer
patent: 3795047 (1974-03-01), Abolafia et al.
patent: 3829601 (1974-08-01), Jeannotte et al.
patent: 3859711 (1975-01-01), McKiddy
patent: 3862790 (1975-01-01), Davies et al.
patent: 4024629 (1977-05-01), Lemoine et al.
patent: 4211603 (1980-07-01), Reed
patent: 4216350 (1980-08-01), Reid
patent: 4249302 (1981-02-01), Crepeau
patent: 4383363 (1983-05-01), Hayakawa et al.
patent: 4642889 (1987-02-01), Grabbe
patent: 4712161 (1987-12-01), Pryor et al.
patent: 4729809 (1988-03-01), Dery et al.
patent: 4788766 (1988-12-01), Burger et al.
patent: 4793814 (1988-12-01), Zifcak et al.
patent: 4935584 (1990-06-01), Boggs
patent: 4954878 (1990-03-01), Fox et al.
patent: 5046238 (1991-09-01), Daigle et al.
patent: 5069628 (1991-12-01), Crumly
patent: 5072075 (1991-12-01), Lee et al.
patent: 5089880 (1992-02-01), Meyer et al.
patent: 5129142 (1992-07-01), Bindra et al.
patent: 5140745 (1992-08-01), McKenzie, Jr.
DiStefano Thomas H.
Grube Gary W.
Khandros Igor Y.
Arbes Carl J.
Tessera Inc.
LandOfFree
Multi-layer circuit construction methods with customization feat does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-layer circuit construction methods with customization feat, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-layer circuit construction methods with customization feat will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-572886