Multi-Layer circuit construction method and structure

Details Multi-Layer circuit construction method and structure Multi-Layer circuit construction method and structure

1995-02-21

1996-11-05

Arbes, Carl J.

Metal working

Method of mechanical manufacture

Electrical device making

29846, 29852, 427 97, H05K 336

Patent

active

055705049

ABSTRACT:
Multilayer circuit assemblies are made by stacking circuit panels having contacts on their top surfaces, through conductors extending between top and bottom surfaces and terminals connected to the bottomend of each through conductor. The terminals and contacts are arranged so that when the panels are stacked the terminals on the bottom of one panel are in alignment with the contacts on the top surface of the immediately underlying panel. The panels are selectively treated on their top and/or bottom surfaces so as to selectively disconnect or connect each contact to a terminal on the bottom surface of the same panel. For example, the top surface of the panel may be selectively etched to disconnect a contact from one through conductor and hence from the associated terminal. The aligned terminals and contacts are nonselectively connected to one another at each interface so that wherever a terminal and contact on adjacent panels are aligned with one another there are connected to one another. This forms composite vertical conductors extending through a plurality of the panels. The selective treatment of the panel top and bottom surfaces provides selective interruptions in the vertical conductors. A circuit panel precursor having the through conductors and methods of making the same are also provided.

REFERENCES:
patent: 3077511 (1963-02-01), Bohrer et al.
patent: 3214827 (1965-11-01), Phohofsky
patent: 3316618 (1967-05-01), Guarracini
patent: 3316619 (1967-05-01), Beelitz
patent: 3509270 (1970-04-01), Dube
patent: 3541222 (1970-11-01), Parks et al.
patent: 3546775 (1970-12-01), Lalmond et al.
patent: 3561110 (1971-02-01), Feulner et al.
patent: 3606677 (1971-09-01), Ryan
patent: 3616532 (1971-11-01), Beck
patent: 3739469 (1973-06-01), Dougherty, Jr.
patent: 3775844 (1973-12-01), Parks
patent: 3795037 (1974-03-01), Luttmer
patent: 3795047 (1974-03-01), Abolafia et al.
patent: 3829601 (1974-08-01), Jeannotte
patent: 3859711 (1975-01-01), McKiddy
patent: 3862790 (1975-01-01), Davies et al.
patent: 4024629 (1977-05-01), Lemoine et al.
patent: 4211603 (1980-07-01), Reed
patent: 4216350 (1980-08-01), Reid
patent: 4249302 (1981-02-01), Crepeau
patent: 4383363 (1983-05-01), Hayakawa et al.
patent: 4394712 (1983-07-01), Anthony
patent: 4452847 (1984-06-01), Siemon
patent: 4479991 (1984-10-01), Thompson
patent: 4511757 (1985-04-01), Ors et al.
patent: 4642889 (1987-02-01), Grabbe
patent: 4712161 (1987-12-01), Pryor et al.
patent: 4720470 (1988-01-01), Johnson
patent: 4727633 (1988-03-01), Herrick
patent: 4729809 (1988-03-01), Dery et al.
patent: 4740414 (1988-04-01), Shaheen
patent: 4755911 (1988-07-01), Suzuki
patent: 4788766 (1988-12-01), Burger et al.
patent: 4793814 (1988-12-01), Zifcak et al.
patent: 4817280 (1989-04-01), Ozaki
patent: 4868980 (1989-09-01), Miller, Jr.
patent: 4915795 (1990-04-01), McKiel Jr., et al.
patent: 4935584 (1990-06-01), Boggs
patent: 4954878 (1990-03-01), Fox et al.
patent: 4970106 (1990-11-01), DiStefano et al.
patent: 5001605 (1991-03-01), Savagian et al.
patent: 5046238 (1991-09-01), Daigle et al.
patent: 5069628 (1991-12-01), Crumly
patent: 5072075 (1991-12-01), Lee et al.
patent: 5089880 (1992-02-01), Meyer et al.
patent: 5121299 (1992-06-01), Frankeny et al.
patent: 5128831 (1992-07-01), Fox, III et al.
patent: 5129142 (1992-07-01), Bindra et al.
patent: 5140745 (1992-08-01), McKenzie, Jr.
patent: 5147210 (1992-09-01), Patterson et al.
patent: 5282312 (1994-02-01), Di Stefano et al.
Research Disclosure No. 334, Feb. 1992, p. 38, "Multilayer Construction Technique for PCB", abstract No. 334 06 *whole document*.
IBM Technical Disclosure Bulletin, vol. 21, No. 4, Sep. 1978, "Multilayer Laminated Chip Carrier"pp. 1396-1397.
IBM Technical Disclosure Bulletin, vol. 16, No. 1, Jun. 1973, p. 38 N. C. Mescia et al. "Interconnection For Stacked Substrates having Integrated Chips".
Electronic Packaging & Production, vol. 29., No. 2, Feb. 1989, pp. 134-137, K. Gileos "A Simplified Version of the Multilayer Circuit Process".

Affiliated with

Also associated with

Rating

Multi-Layer circuit construction method and structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-Layer circuit construction method and structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-Layer circuit construction method and structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2006562