Electricity: electrical systems and devices – Electrostatic capacitors – Fixed capacitor
Reexamination Certificate
2000-02-28
2002-02-05
Dinkins, Anthony (Department: 2831)
Electricity: electrical systems and devices
Electrostatic capacitors
Fixed capacitor
C361S306100, C361S306300, C361S308100, C361S309000
Reexamination Certificate
active
06344961
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to multi-layer capacitors, wiring substrates, decoupling circuits, and high frequency circuits. More particularly, the present invention relates to multi-layer capacitors for use in high frequency circuits, and wiring substrates, decoupling circuits, and high frequency circuits including such multi-layer capacitors.
2. Description of the Related Art
Most conventional multi-layer capacitors are formed of ceramic dielectric materials or the like. Such multi-layer capacitors include a capacitor having a plurality of laminated dielectric layers, a plurality of pairs of mutually opposed first inner electrodes and a plurality of pairs of mutually opposed second inner electrodes alternately disposed in a direction in which the dielectric layers are laminated, the pairs of electrodes opposing via the dielectric layers so as to define a plurality of capacitor units. A first outer terminal electrode is provided on a first end surface of the capacitor, and a second outer terminal electrode is provided on a second end surface thereof. The first inner electrodes are extended out to the first end surface of the capacitor to be electrically connected to the first outer terminal electrode. In addition, the second inner electrodes are extended out to the second end surface of the capacitor to be electrically connected to the second outer terminal electrode.
In the above-described multi-layer capacitor, for example, current flows from the second outer terminal electrode to the first outer terminal electrode, and more specifically, the current flows from the second outer terminal electrode to the second inner electrode, from which the current passes through a dielectric layer to reach the first inner electrode, and then, after passing through the first inner electrode, reaches the first outer terminal electrode.
When the capacitance of a capacitor is indicated by the symbol C, an equivalent series inductance (ESL) is indicated by the symbol L, and the resistance of an electrode referred to as an equivalent series resistance (ESR) is indicated by the symbol R, an equivalent circuit of the capacitor is represented by a circuit in which the capacitance, the equivalent series inductance, and the equivalent series resistance indicated by the symbols C, L, and R, respectively, are connected in series.
In this equivalent circuit, a resonant frequency f
o
is equal to a value obtained by an expression 1/[2&pgr;×(L×C)
½
], and the circuit does not function as a capacitor at frequencies higher than the resonant frequency. In other words, when a value of L, that is, the value of ESL is small, the resonant frequency f
o
is higher, so that the circuit can be used at higher frequencies. Although the use of copper for inner electrodes has been considered in order to reduce the value of ESR, a capacitor having a reduced ESL value is required when the capacitor is used in microwave regions.
In addition, it is also necessary to reduce the ESL value in a capacitor used as a decoupling capacitor connected to a power supply circuit supplying power to an MPU chip as a micro-processing unit contained in a work station, a personal computer, and other such electronic apparatuses including a microprocessor.
FIG. 13
is a block diagram illustrating one example of the structure in which an MPU
1
and a power supply unit
2
are connected.
In
FIG. 13
, the MPU
1
has a MPU chip
3
and a memory unit
4
. The power supply unit
2
supplies power to the MPU chip
3
. A decoupling capacitor
5
is connected to a power supply circuit from the power supply unit
2
to the MPU chip
3
. In addition, a signal circuit is disposed on the side of the memory unit
4
extending from the MPU chip
3
.
Similar to a typical type of decoupling capacitor, the decoupling capacitor
5
included in the above-described MPU
1
is used for absorbing noise and smoothing power-source fluctuations. Additionally, production of the MPU chip
3
, having an operational frequency is over 500 MHz and up to as much as 1 GHz has been recently planned. Regarding such an MPU chip
3
, in order to achieve high speed operations, it is necessary to have a fast power supplying function to supply power within a few nano-seconds, from the electrical power charged in a capacitor, when power is immediately needed, for example, during start-up.
Therefore, in the decoupling capacitor
5
used in the MPU
1
, it is necessary to have as low an inductance component as possible, for instance, 10 pH or lower. Thus, a capacitor having such a low inductance is needed for such applications.
More specifically, in a certain MPU chip
3
having an operational clock frequency of approximately 500 MHz, a DC power of approximately 2.0 V is supplied, and power consumption is approximately 24 W, that is, it is designed such that a current of about 12 A flows. In order to reduce the power consumption, when an MPU
1
is not operating, a sleep mode in which the power consumption drops to 1 W or lower, is adopted. When converted from a sleep mode to an active mode, power necessary for the active mode needs to be supplied to the MPU chip
3
during the operational clock. For example, at the operational frequency of 500 MHz, when converted from the sleep mode to the active mode, power needs to be supplied within about 4 to 7 nanometer seconds.
However, since it is impossible to supply the above-described power from the power supply unit
2
in time, power is supplied to the MPU chip
3
by releasing the charge stored in the decoupling capacitor
5
disposed in proximity to the MPU chip
3
during the period of time before power from the power supply unit
2
is supplied.
When the operational clock frequency is 1 GHz, in order to satisfy such a function, the ESL value of the decoupling capacitor
5
disposed in proximity to the MPU chip
3
needs to be at least 10 pH or lower.
Since the ESL value of the aforementioned conventional multi-layer capacitor is in a range of approximately 500 pH to 800 pH, it is much higher than the value of 10 pH described above. An inductance component is generated in a multi-layer capacitor because a magnetic flux having direction determined by a direction of current flowing through the multi-layer capacitor is induced, by which a self-inductance component is generated.
Relating to the above-described background, the structures of multi-layer capacitors capable of achieving reduction in ESL are presented in, for example, Japanese Unexamined Patent Publication No. 2-256216, U.S. Pat. No. 5,880,925, Japanese Unexamined Patent Publication No. 2-159008, Japanese Unexamined Patent Publication No. 11-144996, and Japanese Unexamined Patent Publication No. 7-201651.
The aforementioned reduction in ESL is achieved mainly by cancellation of the magnetic flux induced in the multi-layer capacitor. In order to generate such a cancellation of the magnetic flux, the direction of current flowing through the multi-layer capacitor is diversified. In addition, in order to diversify the direction of current, the number of terminal electrodes disposed on an outer surface of the capacitor and the number of parts of inner electrodes extending to be electrically connected to the terminal electrodes are increased, and then, the extended parts of the inner electrodes are arranged to be oriented in various directions.
However, the above-described measures for obtaining a reduced ESL value in the multi-layer capacitor as described above are not yet effective enough.
For instance, although a structure in which the inner electrodes are extended out to the two opposing side surfaces of the capacitor is described in Japanese Unexamined Patent Publication No. 2-256216, U.S. Pat. No. 5,880,925, and Japanese Unexamined Patent Publication No. 2-159008, the ESL value can be reduced only down to approximately 100 pH.
Furthermore, in Japanese Unexamined Patent Publication No. 11-144996, although a structure in which the inner electrodes are extended out to the four side surfaces of
Hori Haruo
Kondo Takanori
Kuroda Yoichi
Naito Yasuyuki
Taniguchi Masaaki
Dinkins Anthony
Keating & Bennett LLP
Murata Manufacturing Co. LTD
LandOfFree
Multi-layer capacitator, wiring substrate, decoupling... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-layer capacitator, wiring substrate, decoupling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-layer capacitator, wiring substrate, decoupling... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2976355