Multi instruction register mapper

Details Multi instruction register mapper Multi instruction register mapper

1992-11-12

1996-05-21

Lane, Jack A.

395413, 395375, G06F 934

Patent

active

055198414

ABSTRACT:
A pipelined processor includes an instruction unit including a register mapper, to map register operand fields of a set of instructions and an instruction scheduler, fed by the set of instructions, to reorder the issuance of the set of instructions from the processor. The mapped register operand fields are associated with the corresponding instructions of the reordered set of instructions prior to issuance of the instructions. The processor further includes a branch prediction table which maps a stored pattern of past histories associated with a branch instruction to a more likely prediction direction of the branch instruction. The processor further includes a memory reference tagging store associated with the instruction scheduler so that the scheduler can reorder memory reference instructions without knowing the actual memory location addressed by the memory reference instruction.

REFERENCES:
patent: 5197132 (1993-03-01), Steely, Jr. et al.
patent: 5283873 (1994-02-01), Steely, Jr. et al.
Two-Level Adaptive Training Branch Prediction Yeh et al. International Symposium on Microarchitecture After Nov. 18-20, 1991 Paper #0-89791-460-0/91/0011/0051.
Instruction Reordering for Fork-Join Parallelism, After Jun. 20-22, 1990 Paper #0-89791-364-7/90/0006/0322.
Alternative Implementations of Two-Level Adaptive Branch Prediction, Yeh, et al. The 19th Annual Symposium on Computer Architecture May 1992.
Dynamic Instruction Scheduling and the Astronautics ZS-1, James E. Smith, Jul. 1989, Computer Magazine.

Affiliated with

Also associated with

Rating

Multi instruction register mapper does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi instruction register mapper, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi instruction register mapper will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2046603