Multi-function timing sequencer for different speed main storage

Details Multi-function timing sequencer for different speed main storage Multi-function timing sequencer for different speed main storage

1989-09-06

1991-09-03

Fleming, Michael R.

Boots, shoes, and leggings

377 39, 377 52, G06F 104

Patent

active

050459996

ABSTRACT:
A multi-function high speed sequencer is provided in a high speed instruction processor. The high speed sequencer comprises a first input latch coupled to logic signals for producing a first sequence signal. A chain of alternately clocked even and odd principal latches are coupled to the output of the first input latch to produce even and odd principal sequence signals for accessing a high speed MSU. A plurality of staging latches are coupled between the odd and the even principal latches for producing even and odd secondary sequence signals for accessing a slower speed MSU.

REFERENCES:
patent: 4722051 (1988-01-01), Chattopadhya
patent: 4831523 (1989-05-01), Lewis et al.

Affiliated with

Also associated with

Rating

Multi-function timing sequencer for different speed main storage does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-function timing sequencer for different speed main storage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-function timing sequencer for different speed main storage will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1013669