Computer graphics processing and selective visual display system – Computer graphic processing system – Integrated circuit
Patent
1998-01-28
1999-10-05
Tung, Kee M.
Computer graphics processing and selective visual display system
Computer graphic processing system
Integrated circuit
345202, 348403, 348407, G06F 1206
Patent
active
059632224
ABSTRACT:
An address generation engine is disclosed for a digital video decoder unit coupled to memory in a digital video decoder system wherein the memory accommodates multi-format and/or reduced video data storage. The address generation engine includes a processor and address generation hardware. The processor, coupled to access encoded data to be decoded by the digital video decoder unit, has microcode for deriving from the encoded data relative location information including a vertical component and a horizontal component. The address generation hardware includes a row address register and a column address register for receiving the vertical component and horizontal component, respectively, derived by the processor. The address generation hardware is configured for generating from the vertical component and the horizontal component either a macroblock write address for writing a reconstructed macroblock of data to memory, a motion compensation read address for accessing pertinent motion vector information of the encoded data for reconstructing the macroblock, and a pan and scan offset address usable by a display unit for displaying reconstructed video data in pan and scan format.
REFERENCES:
patent: 4768083 (1988-08-01), Romesburg
patent: 5153726 (1992-10-01), Billing
patent: 5170251 (1992-12-01), Levy
patent: 5170468 (1992-12-01), Shah et al.
patent: 5208875 (1993-05-01), Virtue et al.
patent: 5438361 (1995-08-01), Coleman
patent: 5500577 (1996-03-01), Kim et al.
patent: 5576765 (1996-11-01), Cheney et al.
patent: 5774206 (1998-06-01), Wasserman et al.
patent: 5812789 (1998-09-01), Diaz et al.
IBM "MPEGCS22 Decoder User's Guide", D201167-004, Oct. 31, 1997, Chapters 1-11.
Cheney Dennis P.
Ciacelli Mark L.
Ngai Chuck H.
International Business Machines - Corporation
Tung Kee M.
LandOfFree
Multi-format reduced memory MPEG decoder with hybrid memory addr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-format reduced memory MPEG decoder with hybrid memory addr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-format reduced memory MPEG decoder with hybrid memory addr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1177139