Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Pulse repetition rate
Patent
1997-12-15
1999-09-07
Mai, Tan V.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Pulse repetition rate
377 47, G06F 752, H03K 2100
Patent
active
059480467
ABSTRACT:
A multi-divide frequency divider, includes a chain of serially-connected frequency divider units, each responding to a first state of received control signals by using the reference clock signal to generate an output signal having a frequency that is the reference clock frequency divided by a first divisor, and each responding to a second state of the control signals by using the reference clock signal to generate an output signal having a frequency that is the reference clock frequency divided by a second divisor. The output signal may be supplied to a successor frequency divider unit in the chain. Division by the first and second divisors causes the frequency divider to respectively transition through first and second predetermined state sequences. Each frequency divider further responds to a third state of the control signals by initializing the frequency divider to an initial state that is common to both the first and second predetermined state sequences, whereby the frequency divider in the initial state is immediately responsive to subsequent application of the first state of the control signals, and is immediately responsive to subsequent application of the second state of the control signals. Receipt of a received swallow enable control signal having a predetermined value disables division by the second divisor. Each frequency divider further generates an output control signal having the predetermined value whenever the frequency divider is in the initial state.
REFERENCES:
patent: 4494243 (1985-01-01), Elmis
patent: 4669099 (1987-05-01), Zinn
patent: 4965531 (1990-10-01), Riley
patent: 5055802 (1991-10-01), Hietala et al.
patent: 5065415 (1991-11-01), Yamashita
patent: 5172400 (1992-12-01), Maemura
patent: 5349622 (1994-09-01), Gorisse
Thomas A.D. Riley, et al., "A Simplified Continuous Phase Modulator Technique", IEEE Transactions on Circuits and Systems-II: Analog and Digital Signal Processing, vol. 41, No. 5, May 1994, pp. 321-327.
Tom A.D. Riley, et al., "Delta-Sigma Modulation in Fractional-N Frequency Synthesis", IEEE Journal of Solid-State Circuits, vol. 28, No. 5, May 1993, pp. 553-559.
Brian Miller, et al., "A Multiple Modulator Fractional Divider", Forty-Fourth Annual Symposium on Frequency Control, May 1990, pp. 559-568.
Brian Miller, et al., "A Multiple Modulator Fractional Divider", IEEE Transactions on Instrumentation and Measurement, vol. 40, No. 3, Jun. 1991, pp. 578-583.
Mai Tan V.
Telefonaktiebolaget LM Ericsson
LandOfFree
Multi-divide frequency division does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-divide frequency division, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-divide frequency division will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1799643