Multi-cycle, multi-slope analog to digital converter

Details Multi-cycle, multi-slope analog to digital converter Multi-cycle, multi-slope analog to digital converter

2006-06-20

2006-06-20

Jeanglaude, Jean Bruner (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Bipolar

C341S155000

Reexamination Certificate

active

07064694

ABSTRACT:
A multi-cycle, multi-slope analog to digital converter overlaps charge and discharge periods to reduce latency to the end of the measurement following a sampling window. Additionally, charging and discharging of an integration capacitor during the measurement cycle occurs between defined thresholds so as to avoid saturation within the analog to digital converter.

REFERENCES:
patent: 4063236 (1977-12-01), Amemiya et al.
patent: 4357600 (1982-11-01), Ressmeyer et al.
patent: 4908623 (1990-03-01), Ullestad
patent: 5019817 (1991-05-01), Ryder
patent: 5128676 (1992-07-01), Ordway
patent: RE34899 (1995-04-01), Gessaman et al.
patent: 6002355 (1999-12-01), Del Signore et al.
patent: 6225937 (2001-05-01), Butler
patent: 6492929 (2002-12-01), Coffey et al.
patent: 6535156 (2003-03-01), Wang et al.
“Understanding Integrating ADCs”; MAXIM; pp. 1-7; May 2002.
“Analog I/O Functionally”; http://www.omega.com/literature/transaction/volume2/analogio2.html; date unknown.

Affiliated with

Also associated with

Rating

Multi-cycle, multi-slope analog to digital converter does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-cycle, multi-slope analog to digital converter, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-cycle, multi-slope analog to digital converter will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3657810