Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Reexamination Certificate
2011-02-02
2011-11-01
Lane, John (Department: 2185)
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
C365S189040, C365S230030, C365S233100, C711S005000, C711S168000
Reexamination Certificate
active
08050134
ABSTRACT:
A memory system includes a master device, such as a graphics controller or processor, and an integrated circuit memory device operable in a dual column addressing mode. The integrated circuit memory device includes an interface and column decoder to access a row of storage cells or a page in a memory bank. During a first mode of operation, a first row of storage cells in a first memory bank is accessible in response to a first column address. During a second mode of operation, a first plurality of storage cells in the first row of storage cells is accessible in response to a second column address during a column cycle time interval. A second plurality of storage cells in the first row of storage cells is accessible in response to a third column address during the column cycle time interval. The first and second pluralities of storage cells are concurrently accessible from the interface.
REFERENCES:
patent: 4377855 (1983-03-01), Lavi
patent: 4542483 (1985-09-01), Procyk
patent: 4569036 (1986-02-01), Fujii
patent: 4636982 (1987-01-01), Takemae et al.
patent: 4646268 (1987-02-01), Kuno
patent: 4670745 (1987-06-01), O'Malley et al.
patent: 4698788 (1987-10-01), Flannagan
patent: 4700328 (1987-10-01), Burghard
patent: 4710902 (1987-12-01), Pelley, III
patent: 4740921 (1988-04-01), Lewandowski
patent: 4758993 (1988-07-01), Takemae
patent: 4766538 (1988-08-01), Miyoshi
patent: 4768157 (1988-08-01), Chauvel et al.
patent: 4787858 (1988-11-01), Killian, Jr.
patent: 4796230 (1989-01-01), Young
patent: 4800525 (1989-01-01), Shah
patent: 4811302 (1989-03-01), Koishi
patent: 4825413 (1989-04-01), Tran
patent: 4837465 (1989-06-01), Rubinstein
patent: 4837743 (1989-06-01), Chiu
patent: 4843264 (1989-06-01), Galbraith
patent: 4862421 (1989-08-01), Tran
patent: 4888732 (1989-12-01), Inoue
patent: 4903344 (1990-02-01), Inoue
patent: 4961168 (1990-10-01), Tran
patent: 4982370 (1991-01-01), Matsumoto
patent: 4984196 (1991-01-01), Tran
patent: 4985867 (1991-01-01), Ishii et al.
patent: 4991141 (1991-02-01), Tran
patent: 5046050 (1991-09-01), Kertis
patent: 5093806 (1992-03-01), Tran
patent: 5111434 (1992-05-01), Cho
patent: 5119340 (1992-06-01), Slemmer
patent: 5121358 (1992-06-01), Slemmer
patent: 5124610 (1992-06-01), Conley
patent: 5124951 (1992-06-01), Slemmer
patent: 5128897 (1992-07-01), McClure
patent: 5132931 (1992-07-01), Koker
patent: 5146592 (1992-09-01), Pfeiffer et al.
patent: 5150330 (1992-09-01), Hag
patent: 5181205 (1993-01-01), Kertis
patent: 5193072 (1993-03-01), Frenkil
patent: 5193074 (1993-03-01), Anami
patent: 5214610 (1993-05-01), Houston
patent: 5222047 (1993-06-01), Matsuda et al.
patent: 5241503 (1993-08-01), Cheng
patent: 5249165 (1993-09-01), Toda
patent: 5251178 (1993-10-01), Childers
patent: 5263002 (1993-11-01), Suzuki
patent: 5267215 (1993-11-01), Tsujimoto
patent: 5274596 (1993-12-01), Watanabe
patent: 5291444 (1994-03-01), Scott
patent: 5301162 (1994-04-01), Shimizu
patent: 5305280 (1994-04-01), Hayano
patent: 5321646 (1994-06-01), Tomishima
patent: 5337283 (1994-08-01), Ishikawa
patent: 5343438 (1994-08-01), Choi
patent: 5383159 (1995-01-01), Kubota
patent: 5390308 (1995-02-01), Ware
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5406526 (1995-04-01), Sugibayashi et al.
patent: 5414662 (1995-05-01), Foss
patent: 5418737 (1995-05-01), Tran
patent: 5428389 (1995-06-01), Ito
patent: 5455802 (1995-10-01), McClure
patent: 5471425 (1995-11-01), Yumitori
patent: 5485430 (1996-01-01), McClure
patent: 5517456 (1996-05-01), Chishiki
patent: 5530814 (1996-06-01), Wong
patent: 5546346 (1996-08-01), Agata
patent: 5559970 (1996-09-01), Sharma
patent: 5587960 (1996-12-01), Ferris
patent: 5614855 (1997-03-01), Lee
patent: 5652870 (1997-07-01), Yamasaki et al.
patent: 5655113 (1997-08-01), Leung et al.
patent: 5717871 (1998-02-01), Hsieh et al.
patent: 5717901 (1998-02-01), Sung et al.
patent: 5748561 (1998-05-01), Hotta
patent: 5751657 (1998-05-01), Hotta
patent: 5787267 (1998-07-01), Leung et al.
patent: 5793998 (1998-08-01), Copeland et al.
patent: 5801985 (1998-09-01), Roohparvar et al.
patent: 5852725 (1998-12-01), Yen
patent: 5893927 (1999-04-01), Hovis
patent: 5903509 (1999-05-01), Ryan
patent: 5933387 (1999-08-01), Worley
patent: 5936885 (1999-08-01), Morita
patent: 5958033 (1999-09-01), Schubert et al.
patent: 6034878 (2000-03-01), Osaka et al.
patent: 6047347 (2000-04-01), Hansen et al.
patent: 6075728 (2000-06-01), Inoue
patent: 6125157 (2000-09-01), Donnelly
patent: 6138185 (2000-10-01), Nelson et al.
patent: 6141273 (2000-10-01), Ku et al.
patent: 6144220 (2000-11-01), Young et al.
patent: 6240039 (2001-05-01), Lee et al.
patent: 6247084 (2001-06-01), Apostol et al.
patent: RE37409 (2001-10-01), Richardson et al.
patent: 6311313 (2001-10-01), Camporese et al.
patent: 6366995 (2002-04-01), Vilkov et al.
patent: 6393543 (2002-05-01), Vilkov et al.
patent: 6587917 (2003-07-01), Simmons
patent: 6625687 (2003-09-01), Halbert et al.
patent: 6754120 (2004-06-01), Bellows
patent: 6825841 (2004-11-01), Hampel
patent: 7281079 (2007-10-01), Bains et al.
patent: 2001/0037428 (2001-11-01), Hsu
patent: 2003/0052885 (2003-03-01), Hampel
patent: 2003/0174573 (2003-09-01), Suzuki et al.
patent: 2004/0019756 (2004-01-01), Perego
patent: 2004/0120197 (2004-06-01), Kondo et al.
patent: 0887737 (1998-12-01), None
patent: 1248267 (2002-10-01), None
patent: 2367400 (2002-04-01), None
patent: WO 91-16680 (1991-10-01), None
Yoon, Hongil, et al., “A 2.5V 333Mb/pin 1Gb Double Data Rate SDRAM,” ISSCC Digest of Technical Papers, pp. 412-413, Feb. 17, 1999.
Yoo et al., “17.7: A 1.8V 700Mb/s/pin 512Mb DDR-II SDRAM with On-Die Termination and Off-Chip Driver Calibration”, ISSCC, Feb. 2003, pp. 312-313/495/250-251.
Ware, Frederick A., Rambus, Inc., “Direct RDRAM 256/288-Mbit (512Kx16/18x32s) Data Sheet,” Preliminary Information, Document DL0060 Version 0.90, 1999, pp. 1-66.
Nvidia Corporation, Technical Brief, “GeForce3: Lightspeed Memory Architecture,” pp. 1-9.
Zhao, Cansang, TA 11.6 “An 18Mb, 12.3GB/s CMOS Pipeline-Burst Cache SRAM with 1.54Gb/pin,” Zhao, et al. IEEE International Solid-State Circuits Conference, 1999, 10 pages.
“The Authoritative Dictionary of IEEE Standards Terms,” Copyright 2000, IEEE Press, Seventh Edition, p. 252.
Satoh et al., “A 209K-Transistor ECL Gate Array with RAM,” IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1275-1281.
“Memory CMOS 8 x 256K x 32 Bit Double Data Rate FCRAM, MB81N643289-50/-60,” pp. 1-56, Fujitsu Semiconductor Data Sheet, Advance Info., AEO.5E.
Sugibayashi, Tadahiki et al., “WP3.5: A 30ns 256Mb DRAM with Multi-Divided Array Structure”, ISSCC Feb. 1993, pp. 50-51/262.
Saeki, Takanori, et al., “SP 23.4: A 2.5 ns Clock Access 250MHz 256Mb SDRAM with a Synchronous Mirror Delay,” IEEE ISSCC Digest of Technical Papers, p. 374-375, 476, Feb. 10, 1996.
Yoo, Hoi-Jun et al., “FA14.4: A 150MHz 8-Banks 256M Synchronous DRAM with Wave Pipelining Methods”, ISSCC, Feb. 1995, pp. 250-251/374.
Yamashita, Nobuyuki et al., “FA 15.2: A 3.84 GIPS Integrated Memory Array Processor LSI with 64 Processing Elements and 2-Mb SRAM”, IEEE International Solid-State Circuit Conference, pp. 260-261, Feb. 1994.
Micron, “Graphics DDR3 DRAM.” Advance. “256 Mb x 32 GDDR3 DRAM.” © 2003 Micron Technology, Inc. pp. 1-67.
“Design Optimization Techniques for Double Data Rate SDRAM Modules,” Fairchild Semiconductor, Jul. 2000, 6 pages.
Nitta, Yasuhiko, et al., “SP23.5: A 1.6GB/s Data-Rate 1Gb Synchronous DRAM with Hierarchical Square-Shaped Memory Block & Distributed Bank Architecture”, IEEE ISSCC Digest of Technical Papers, p. 376-377, 477, Feb. 10, 1996.
Masumoto, Rodney T., “Configurable On-Chip RAM Incorporated Into High Speed Logic Array,” Proceedings of the IEEE 1985 Custom Integrated Circuits Conference, May 20-23, 1985, pp. 240-243.
International Search Report and Written Opinion of the International Searching
Bellows Chad A.
Lai Lawrence
Richardson Wayne S.
Ware Frederick A.
Lane John
RAMBUS Inc.
LandOfFree
Multi-column addressing mode memory system including an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-column addressing mode memory system including an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-column addressing mode memory system including an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4270408