Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Reexamination Certificate
2011-03-15
2011-03-15
Lane, Jack A (Department: 2185)
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
C365S189040, C365S230030, C365S233100, C711S005000, C711S168000
Reexamination Certificate
active
07907470
ABSTRACT:
A memory system includes a master device, such as a graphics controller or processor, and an integrated circuit memory device operable in a dual column addressing mode. The integrated circuit memory device includes an interface and column decoder to access a row of storage cells or a page in a memory bank. During a first mode of operation, a first row of storage cells in a first memory bank is accessible in response to a first column address. During a second mode of operation, a first plurality of storage cells in the first row of storage cells is accessible in response to a second column address during a column cycle time interval. A second plurality of storage cells in the first row of storage cells is accessible in response to a third column address during the column cycle time interval. The first and second pluralities of storage cells are concurrently accessible from the interface.
REFERENCES:
patent: 4542483 (1985-09-01), Procyk
patent: 4636982 (1987-01-01), Takemae et al.
patent: 4766538 (1988-08-01), Miyoshi
patent: 4768157 (1988-08-01), Chauvel et al.
patent: 4982370 (1991-01-01), Matsumoto et al.
patent: 5150330 (1992-09-01), Hag
patent: 5193072 (1993-03-01), Frenkil et al.
patent: 5214610 (1993-05-01), Houston
patent: 5222047 (1993-06-01), Matsuda et al.
patent: 5263002 (1993-11-01), Suzuki et al.
patent: 5305280 (1994-04-01), Hayano
patent: 5343438 (1994-08-01), Choi
patent: 5390308 (1995-02-01), Ware
patent: 5394528 (1995-02-01), Kobayashi et al.
patent: 5406526 (1995-04-01), Sugibayashi et al.
patent: 5428389 (1995-06-01), Ito et al.
patent: 5717901 (1998-02-01), Sung et al.
patent: 5748561 (1998-05-01), Hotta
patent: 5751657 (1998-05-01), Hotta
patent: 5893927 (1999-04-01), Hovis
patent: 5903509 (1999-05-01), Ryan et al.
patent: 5933387 (1999-08-01), Worley
patent: 6075728 (2000-06-01), Inoue et al.
patent: 6141273 (2000-10-01), Ku et al.
patent: 6240039 (2001-05-01), Lee et al.
patent: RE37409 (2001-10-01), Richardson et al.
patent: 6393543 (2002-05-01), Vilkov et al.
patent: 6587917 (2003-07-01), Simmons
patent: 6754120 (2004-06-01), Bellows
patent: 6825841 (2004-11-01), Hampel
patent: 7281079 (2007-10-01), Bains et al.
patent: 2001/0037428 (2001-11-01), Hsu
patent: 2003/0052885 (2003-03-01), Hampel et al.
patent: 2003/0174573 (2003-09-01), Suzuki et al.
patent: 2004/0120197 (2004-06-01), Kondo et al.
Ware, Frederick, A., Rambus, Inc., “Direct RDRAM 256/288-Mbit (512Kx16/18x32s) Data Sheet,” Preliminary Information, Document DL0060 Version 0.90, 1999, pp. 1-66.
Nvidia Corporation, Technical Brief, “GeForce3: Lightspeed Memory Architecture,” pp. 1-9.
Yoo, Hoi-Jun et al., “FA14.4: A 150MHz 8-Banks 256M Synchronous DRAM with Wave Pipelining Methods”, ISSCC, Feb. 1995, pp. 250-251/374.
Masumoto, Rodney T., “Configurable On-Chip RAM Incorporated Into High Speed Logic Array,” Proceedings of the IEEE 1985 Custom Integrated Circuits Conference, May 20-23, 1985, pp. 240-243.
International Search Report and Written Opinion of the International Searching Authority in International Application PCT/US2005/032770, World Intellectual Property Organization, Jan. 26, 2006, 12 pages.
Yoo, Jei-Hwan et al., “SP23.6 A 32-Bank 1Gb DRAM with 1GB/s Bandwidth”, ISSCC,s Feb. 1996, pp. 378-379/477.
International Search Report and Written Opinion of the International Searching Authority in International Application PCT/US2005/028728, World Intellectual Property Organization, Dec. 23, 2005.
Kirihata et al., “A 390-mm2, 16-Bank, 1-Gb DDR SDRAM with Hybrid Bitline Architecture,” IEEE Journal of Solid-State Circuits, vol. 34, No. 11, Nov. 1999, pp. 1580-1588.
Hirose, Toshihiko, et al., “A 20-ns 4-Mb CMOS SRAM with Hierarchical Word Decoding Architecture”, IEEE, Oct. 1990, pp. 1068-1072, vol. 25, No. 5.
International Preliminary Report on Patentability and Written Opinion of the International Searching Authority in International Application PCT/US2005/042722, World Intellectual Property Organization, Jun. 7, 2007, 10 pages.
International Preliminary Report and Written Opinion of the International Searching Authority in International Application PCT/US/2005/032770, World Intellectual Property Organization, Apr. 12, 2007, 6 pages.
International Search Report and Written Opinion of the International Searching Authority in International Application PCT/US/2005/032770, World Intellectual Property Organization, Jan. 26, 2006, 12 pages.
Bellows Chad A.
Lai Lawrence
Richardson Wayne S.
Ware Frederick A.
Lane Jack A
Rambus Inc.
LandOfFree
Multi-column addressing mode memory system including an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-column addressing mode memory system including an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-column addressing mode memory system including an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2778094