Multi-clock SIMD computer and instruction-cache-enhancement ther

Details Multi-clock SIMD computer and instruction-cache-enhancement ther Multi-clock SIMD computer and instruction-cache-enhancement ther

1993-08-06

1996-04-23

Kriess, Kevin A.

Boots, shoes, and leggings

395550, 364DIG1, 3642707, 3642712, 364DIG2, G06F 1500, G06F 1576, G06F 1580

Patent

active

055112129

ABSTRACT:
This invention relates to Single Instruction-stream Multiple Data-stream (SIMD) computer architecture. A SIMD computer typically comprises one or more single-chip Processing Element (PE) modules, each having one or more PEs and interfaces to multi-chip subsystems (MCSs). The PEs bear the brunt of a SIMD computation's workload, while MCSs provide coordination among PEs.
In one aspect, this invention comprises augmenting the PE module with a multiplicity of clocks so as to regulate each PE and each MCS at its maximum rate of operation. In a further aspect, this invention comprises augmenting the PE modules with the ability to store instruction sequences and to provide repeated instruction sequences at the highest possible rate within the PE module.
A SIMD computer allocates a greatest possible proportion of total chip-area to PEs. As determined by the electrical characteristics of the VLSI-based implementation process, the maximum operation rates of the PEs and MCSs exceed the rate of the global system clock. The invention comprises enhanced SIMD computers that exhibit the highest possible throughput-to-area ratio of any VLSI-based multi-processor.

REFERENCES:
patent: 5175858 (1991-03-01), Hammerstrom
patent: 5210705 (1993-05-01), Chauvel et al.
patent: 5239654 (1993-08-01), Ing-Simmons et al.
patent: 5243699 (1993-09-01), Nickolls et al.
patent: 5280474 (1994-01-01), Nickolls et al.
patent: 5336939 (1994-08-01), Eitrheim et al.
Tripiccione, R. "A VLSI Chip Set for a Massively Parallel Scientific Processor", 1992.
Fisher, A. L. "System Support for a VLSI SIMD Image Computer" 1988.
Rockoff, Todd E. et al, "A Four-Processor Building Block for SIMD Processor Arrays" 1989.
Miyaguchi et al, "Digital TV With Serial Video Processor" IEEE Transactions on Consumer Electronics.
Flynn, Michael J., "Some Computer Organizations and Their Effectiveness," IEEE Transactions on Computers, C-21 (9):948-960 (1972).

Affiliated with

Also associated with

Rating

Multi-clock SIMD computer and instruction-cache-enhancement ther does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-clock SIMD computer and instruction-cache-enhancement ther, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-clock SIMD computer and instruction-cache-enhancement ther will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2316689