Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Chip mounted on chip
Reexamination Certificate
2006-04-04
2006-04-04
Thai, Luan (Department: 2891)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Chip mounted on chip
C257S685000, C257S686000
Reexamination Certificate
active
07023096
ABSTRACT:
A multi-chip package includes a substrate with a chip mounting area and a first chip positioned in the mounting area. A spacer is attached to the active surface of the first chip and has a thickness to allow space for wire-bonding the first chip's active surface to the substrate. A second chip is attached to the spacer over the first chip. Conductive metal wires electrically connect the first and second chips to the substrate. A package body is formed by encapsulating the first and second chips and the conductive metal wires. Ends of the spacer extend to the edge the package body. External connection terminals are attached to the bottom surface of the substrate and a method for the manufacturing thereof.
REFERENCES:
patent: 5904497 (1999-05-01), Akram
patent: 6077724 (2000-06-01), Chen
patent: 6414384 (2002-07-01), Lo et al.
patent: 6472758 (2002-10-01), Glenn et al.
patent: 6531784 (2003-03-01), Shim et al.
patent: 6650006 (2003-11-01), Huang et al.
patent: 10-70232 (1998-03-01), None
patent: 10-270619 (1998-10-01), None
patent: 2000-0044989 (2000-07-01), None
Byun Hyung Jik
Lee Kyu Jin
LandOfFree
Multi-chip package having spacer that is inserted between... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multi-chip package having spacer that is inserted between..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-chip package having spacer that is inserted between... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3614490