Multi-channel shared resource processor

Details Multi-channel shared resource processor Multi-channel shared resource processor

1986-07-25

1989-06-06

Clark, David L.

Boots, shoes, and leggings

G06F 1300

Patent

active

048376884

ABSTRACT:
An external dispatcher distributes prioritize tasks to a plurality of processor channels. The processor channels then contend for one of two partitions for the execution of instructions assigned thereto during a multiphase instruction cycle. Two unique processor channels, working on unrelated tasks, utilize the even and the odd partitions to execute a single instruction assigned to the respective processor channels. The instruction cycle is subdivided into phases in order to maximize the use of a memory system and the central processing unit (CPU). When one of the partitions is accessing the memory system and working registers associated therewith, the other partition is utilizing the CPU. The net result is the efficient use of all memory bandwidth and the CPU without requiring pipe lined set/execute structures common on high performance micro-program systems.

REFERENCES:
patent: 4047161 (1977-09-01), Davis
patent: 4159518 (1979-06-01), Draper et al.
patent: 4229790 (1980-10-01), Gillilano et al.
patent: 4286322 (1981-08-01), Hoffman et al.
patent: 4318173 (1982-03-01), Freedman et al.
patent: 4430707 (1984-02-01), Kim
patent: 4475156 (1984-10-01), Federico
patent: 4642756 (1987-02-01), Sherrod
patent: 4658351 (1987-04-01), Teng

Affiliated with

Also associated with

Rating

Multi-channel shared resource processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multi-channel shared resource processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-channel shared resource processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-44242